TWI479419B - Computer system and computer system processing method thereof - Google Patents

Computer system and computer system processing method thereof Download PDF

Info

Publication number
TWI479419B
TWI479419B TW101104082A TW101104082A TWI479419B TW I479419 B TWI479419 B TW I479419B TW 101104082 A TW101104082 A TW 101104082A TW 101104082 A TW101104082 A TW 101104082A TW I479419 B TWI479419 B TW I479419B
Authority
TW
Taiwan
Prior art keywords
processing
computer system
data signal
control module
program
Prior art date
Application number
TW101104082A
Other languages
Chinese (zh)
Other versions
TW201333825A (en
Inventor
Wen Tai Lin
Min Hsien Chang
Original Assignee
Wistron Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wistron Corp filed Critical Wistron Corp
Priority to TW101104082A priority Critical patent/TWI479419B/en
Priority to CN201210034880.5A priority patent/CN103246495B/en
Publication of TW201333825A publication Critical patent/TW201333825A/en
Application granted granted Critical
Publication of TWI479419B publication Critical patent/TWI479419B/en

Links

Landscapes

  • Stored Programmes (AREA)
  • Power Sources (AREA)

Description

電腦系統及其電腦系統啟動之方法Computer system and its computer system startup method

本發明係關於一種電腦系統及其電腦系統處理之方法,特別是一種可分工執行處理程序的電腦系統及其電腦系統處理之方法。The invention relates to a computer system and a computer system processing method thereof, in particular to a computer system capable of dividing the execution of a processing program and a computer system processing method thereof.

在科技的進步下,電腦系統已經成為使用者生活中不可或缺的電子裝置。而對於使用者來說,除了要求電腦系統的運算功能強大外,對於電腦系統的處理速度,包括開機程序或開機後的正常運作程序也希望能越快越好。在先前技術中,電腦系統在執行開機程序或由休眠狀態下執行喚醒程序時,通常要依序執行各個硬體或軟體之驅動程式。在尚未執行完第一個驅動程式時,電腦系統通常無法再執行其他的驅動程式。電腦系統開機後的正常運作程序也可能因為需處理大量的資料而造成延遲。如此一來,就會使得電腦系統的開機或開機後的運作速度減慢,而無法完全發揮電腦系統的效能。With the advancement of technology, computer systems have become an indispensable electronic device in the user's life. For the user, in addition to the computing power of the computer system, the processing speed of the computer system, including the booting process or the normal operating procedure after the booting, is expected to be as fast as possible. In the prior art, when the computer system executes the boot process or executes the wake-up program in the sleep state, it is common to sequentially execute the drivers of the respective hardware or software. When the first driver has not been executed, the computer system usually cannot execute other drivers. The normal operation of the computer system after booting may also be delayed due to the large amount of data that needs to be processed. As a result, the computer system can be slowed down after being turned on or turned on, and the performance of the computer system cannot be fully utilized.

本發明之主要目的係在提供一種電腦系統其具有可分工執行處理程序的效果。SUMMARY OF THE INVENTION A primary object of the present invention is to provide a computer system having the effect of having a divideable execution processing program.

本發明之另一主要目的係在提供一種電腦系統處理之方法。Another primary object of the present invention is to provide a method of computer system processing.

為達成上述之目的,本發明之電腦系統包括處理系統及微控制模組。處理系統用以執行處理程序。微控制模組係與處理系統電性連接。當處理系統執行處理程序時,係同時產生指令訊號至微控制模組,微控制模組係執行指令訊號以產生資料訊號,再傳輸資料訊號至處理系統,以供處理系統根據資料訊號以執行處理程序。To achieve the above objects, the computer system of the present invention includes a processing system and a micro control module. The processing system is used to execute the processing program. The micro control module is electrically connected to the processing system. When the processing system executes the processing program, the command signal is simultaneously generated to the micro control module, and the micro control module executes the command signal to generate the data signal, and then transmits the data signal to the processing system for the processing system to perform processing according to the data signal. program.

本發明電腦系統處理之方法包括以下步驟:執行處理程序;於執行處理程序時,同時產生指令訊號至微控制模組;藉由微控制模組執行指令訊號以產生資料訊號;以及根據資料訊號以執行處理程序。The method for processing the computer system of the present invention comprises the steps of: executing a processing program; simultaneously generating a command signal to the micro control module when executing the processing program; and executing the command signal by the micro control module to generate the data signal; and according to the data signal Execute the handler.

為讓本發明之上述和其他目的、特徵和優點能更明顯易懂,下文特舉出本發明之具體實施例,並配合所附圖式,作詳細說明如下。The above and other objects, features and advantages of the present invention will become more <

請先參考圖1係本發明之電腦系統之架構示意圖。Please refer to FIG. 1 for a schematic diagram of the architecture of the computer system of the present invention.

在本發明之一實施方式中,電腦系統1可為桌上型電腦、筆記型電腦或是平板電腦等電子裝置,但本發明並不以此為限。電腦系統1包括處理系統10、微控制模組20及處理晶片30,彼此之間可藉由匯流排40等方式電性連接,並透過系統管理中斷(System Management Interrupt,SMI)、系統控制中斷(System Control Interrupt,SCI)或Level Event(_Lxx)等機制來觸發訊號。由於上述的各式觸發機制並非本發明所要改進的重點所在,故在此不再贅述其作用原理。處理系統10可為一硬體、一軟體結合硬體或一韌體結合硬體所構成,用以執行電腦系統1之處理程序。此處理程序可包括電腦系統1的開機程序或是電腦系統1自休眠狀態下回復正常運作之喚醒程序。另一方面,處理程序也包括在作業系統12運行中之正常運作程序下或者在接收到觸發指令下也可啟動此程序,但本發明並不以此為限。In an embodiment of the present invention, the computer system 1 can be an electronic device such as a desktop computer, a notebook computer, or a tablet computer, but the invention is not limited thereto. The computer system 1 includes a processing system 10, a micro control module 20, and a processing chip 30, which can be electrically connected to each other by a bus bar 40 or the like, and through a system management interrupt (SMI) and a system control interrupt ( Mechanisms such as System Control Interrupt (SCI) or Level Event (_Lxx) trigger the signal. Since the above various trigger mechanisms are not the focus of the improvement of the present invention, the principle of action will not be described herein. The processing system 10 can be composed of a hardware, a software-incorporated hardware or a firmware-bonded hardware for performing the processing of the computer system 1. The processing program may include a booting procedure of the computer system 1 or a wake-up procedure of the computer system 1 returning to normal operation from the sleep state. On the other hand, the processing program is also included in the normal operating procedure of the operating system 12 or can be started under the triggering command, but the invention is not limited thereto.

處理系統10可包括基本輸入輸出系統(Basic Input/Output System,BIOS)11或作業系統(Operating System,OS)12。基本輸入輸出系統11可為由一韌體結合硬體所構成,以儲存於電腦系統1內之一記憶模組(圖未示)中,但本發明並不限於此。基本輸入輸出系統11用以驅動電腦系統1啟動時所需的軟體或硬體裝置。作業系統12可為一軟體結合硬體所構成,並可儲存於電腦系統1內之一儲存媒介(圖未示)中。作業系統12同樣用以驅動電腦系統1啟動時所需的軟體或硬體裝置。The processing system 10 can include a Basic Input/Output System (BIOS) 11 or an Operating System (OS) 12. The basic input/output system 11 can be composed of a firmware-bonded hardware for storage in a memory module (not shown) in the computer system 1, but the invention is not limited thereto. The basic input/output system 11 is used to drive a software or hardware device required for the computer system 1 to start up. The operating system 12 can be a software-incorporated hardware and can be stored in a storage medium (not shown) in the computer system 1. The operating system 12 is also used to drive the software or hardware devices required for the computer system 1 to start up.

微控制模組20係經由匯流排40與處理系統10電性連接。微控制模組20可為一硬體或一韌體結合硬體所構成,例如為電腦系統1內的鍵盤控制器(Keyboard Controller,KBC)或嵌入式控制器(Embedded Controller,EC),但本發明並不限於此。當電腦系統1要開機或從休眠中回復到正常狀態下時,處理系統10會執行啟動程序,即開機程序或是喚醒程序,以驅動電腦系統1內的軟體程式或硬體裝置。The micro control module 20 is electrically connected to the processing system 10 via the bus bar 40. The micro control module 20 can be composed of a hardware or a firmware combined with a hardware, such as a keyboard controller (KBC) or an embedded controller (EC) in the computer system 1, but The invention is not limited to this. When the computer system 1 is to be powered on or resumes from hibernation to a normal state, the processing system 10 executes a booting program, that is, a booting program or a wake-up program, to drive a software program or a hardware device in the computer system 1.

而在處理系統10要驅動軟體程式或硬體裝置的同時,也會發出一指令訊號至微控制模組20,讓微控制模組20可同時運作。指令訊號可由基本輸入輸出系統11或是作業系統12來設定。舉例而言,當電腦系統1要執行開機程序時,基本輸入輸出系統11係產生指令訊號至微控制模組20。而當電腦系統1要執行喚醒程序時,係由作業系統12來設定指令訊號,但本發明並不以此舉例的方式為限。While the processing system 10 is to drive the software program or the hardware device, an instruction signal is also sent to the micro control module 20 to allow the micro control module 20 to operate simultaneously. The command signal can be set by the basic input/output system 11 or the operating system 12. For example, when the computer system 1 is to execute a booting process, the basic input/output system 11 generates an instruction signal to the micro control module 20. When the computer system 1 is to execute the wake-up procedure, the operating system 12 sets the command signal, but the present invention is not limited to this example.

另一方面,當作業系統12於電腦系統1開機後執行正常運作程序下,也可依需求或接收到觸發狀況指令下發出指令訊號至微控制模組20,但本發明並不以此為限。On the other hand, when the operating system 12 executes the normal operation procedure after the computer system 1 is powered on, the command signal can be sent to the micro control module 20 according to the requirement or the triggering status command, but the invention is not limited thereto. .

指令訊號可包括事件序號(Event ID)、事件類別(Event Type)及延遲時間。微控制模組20係根據事件序號進行解讀,以產生相關的資料訊號。在微控制模組20產生相關的資料訊號後,微控制模組20係根據事件類別以決定將資料訊號經由匯流排40傳輸至基本輸入輸出系統11或作業系統12。舉例來說,微控制模組20將要藉由基本輸入輸出系統11執行或是需要立即處理之資料訊號傳輸到基本輸入輸出系統11,以利用系統管理中斷(System Management Interrupt,SMI)的方式中斷基本輸入輸出系統11正在進行的程序,讓基本輸入輸出系統11可根據資料訊號來執行處理程序。而要由作業系統12執行之資料訊號係利用系統控制中斷(System Control Interrupt,SCI)、Level Event(_Lxx)或WMI(Windows Management Instrumentation)等方式來中斷作業系統12正在進行的程序。因此作業系統12可得到資料訊號來執行後續的處理程序。由於上述SMI、SCI、_Lxx或WMI的原理已經被本發明所屬相關技術領域者所熟悉,故在此不再贅述其原理。如此一來,基本輸入輸出系統11或作業系統12即可根據得到資料訊號繼續執行後續的處理程序。The command signal may include an event ID, an event type, and a delay time. The micro control module 20 interprets the event number based on the event number to generate an associated data signal. After the micro control module 20 generates the relevant data signal, the micro control module 20 determines to transmit the data signal to the basic input/output system 11 or the operating system 12 via the bus bar 40 according to the event category. For example, the micro control module 20 transmits a data signal to be executed by the basic input/output system 11 or needs to be processed immediately to the basic input/output system 11 to interrupt the basic system by using a system management interrupt (SMI). The input and output system 11 is in the process of executing, so that the basic input/output system 11 can execute the processing program based on the data signal. The data signal to be executed by the operating system 12 interrupts the ongoing program of the operating system 12 by means of System Control Interrupt (SCI), Level Event (_Lxx) or WMI (Windows Management Instrumentation). Thus, operating system 12 can obtain data signals to perform subsequent processing procedures. Since the principles of the above SMI, SCI, _Lxx or WMI have been familiar to those skilled in the art to which the present invention pertains, the principles are not described herein. In this way, the basic input/output system 11 or the operating system 12 can continue to execute subsequent processing procedures according to the obtained data signal.

微控制模組20再根據所設定的延遲時間將資料訊號傳輸至處理系統10。例如微控制模組20可於接收指令訊號5秒後,將已經處理後的資料訊號利用SMI的方式來觸發基本輸入輸出系統11進行處理。或是微控制模組20可於接收指令訊號10秒後,將處理後的資料訊號利用SCI或WMI的方式傳輸至作業系統12進行處理。如此一來,電腦系統1係可藉由設定延遲時間的方式,來有效控制微控制模組20產生資料訊號之時間,避免處理系統10有過長的等待時間、遺漏資料訊號或是回覆不正確資料訊號等情況發生。The micro control module 20 then transmits the data signal to the processing system 10 based on the set delay time. For example, the micro control module 20 can trigger the basic input/output system 11 to process the processed data signal by using the SMI after receiving the command signal for 5 seconds. Alternatively, the micro control module 20 can transmit the processed data signal to the operating system 12 for processing by using SCI or WMI after receiving the command signal for 10 seconds. In this way, the computer system 1 can effectively control the time when the micro control module 20 generates the data signal by setting the delay time, thereby avoiding the processing system 10 having excessive waiting time, missing data signals, or incorrect response. Information signals, etc. occur.

最後處理系統10係電性連接處理晶片30。處理晶片30可為南橋晶片或是平台控制轉接器(Platform Controller Hub,PCH),但本發明並不以此為限。處理系統10係根據所處理的處理程序以經由處理晶片30來驅動電腦系統1內部的硬體架構或是軟體程序,以完成處理程序,但本發明並不限定要藉由處理晶片30才能驅動電腦系統1內部的硬體架構或是軟體程序。Finally, the processing system 10 is electrically connected to the processing wafer 30. The processing chip 30 can be a south bridge chip or a platform controller hub (PCH), but the invention is not limited thereto. The processing system 10 drives the hardware architecture or the software program inside the computer system 1 via the processing chip 30 according to the processed processing program to complete the processing procedure. However, the present invention is not limited to the processing of the chip 30 to drive the computer. The hardware architecture or software program inside System 1.

需注意的是,在微控制模組20根據指令訊號進行處理時,亦即在延遲時間內,處理系統10係同時處理其他的處理程序。舉例而言,處理系統10可將光碟機驅動程序交由微控制模組20處理,處理系統10的基本輸入輸出系統11同時執行電池驅動程序。在經過延遲時間後,微控制模組20將光碟機驅動程序的所需資料訊號傳輸到基本輸入輸出系統11,基本輸入輸出系統11即可立刻啟動光碟機。如此一來,即可分工執行處理程序,縮短電腦系統1之作業的時間、得到正確的資料訊號並可避免資料訊號及指令訊號的遺漏或不對稱。It should be noted that when the micro-control module 20 processes according to the command signal, that is, within the delay time, the processing system 10 simultaneously processes other processing programs. For example, the processing system 10 can pass the CD drive driver to the micro control module 20, and the basic input and output system 11 of the processing system 10 simultaneously executes the battery driver. After the delay time, the micro control module 20 transmits the required data signals of the CD player driver to the basic input/output system 11, and the basic input/output system 11 can immediately start the optical disk drive. In this way, the processing program can be divided and executed, the time of the computer system 1 can be shortened, the correct data signal can be obtained, and the omission or asymmetry of the data signal and the command signal can be avoided.

由於上述的處理程序可以包括啟動電腦系統1的程序與電腦系統1啟動後所執行的程序,接著請先參考圖2係本發明之電腦系統啟動之實施方式之步驟流程圖。此處需注意的是,以下雖以上述的電腦系統1之架構為例說明本發明之電腦系統啟動之方法,但本發明之電腦系統啟動之方法並不以使用在電腦系統1為限。Since the above-mentioned processing program may include a program for starting the computer system 1 and a program executed after the computer system 1 is started, first referring to FIG. 2 is a flow chart showing the steps of the embodiment of the computer system startup of the present invention. It should be noted that the following describes the method for starting the computer system of the present invention by taking the architecture of the computer system 1 as an example. However, the method for starting the computer system of the present invention is not limited to the use of the computer system 1.

首先進行步驟201:執行開機程序或是喚醒程序。First, proceed to step 201: execute the boot process or wake up the program.

首先在電腦系統1啟動之實施方式中,電腦系統1先要開機或由睡眠模式中喚醒,因此會藉由處理系統10執行啟動程序,亦即根據不同的情況,由基本輸入輸出系統11或作業系統12來執行開機程序或是喚醒程序。First, in the implementation mode in which the computer system 1 is started, the computer system 1 is first turned on or awakened by the sleep mode, so the startup program is executed by the processing system 10, that is, the basic input/output system 11 or the job according to different situations. System 12 is used to execute a boot process or a wake up program.

其次進行步驟202:於執行開機程序或是喚醒程序時,同時產生指令訊號至微控制模組。Next, step 202 is performed: when the booting process or the wakeup process is executed, the command signal is simultaneously generated to the micro control module.

其次處理系統10在執行開機程序或是喚醒程序的同時,係產生指令訊號至微控制模組20。需注意的是,該指令訊號可由基本輸入輸出系統11或由作業系統12所設定,本發明並不限於此。Next, the processing system 10 generates a command signal to the micro control module 20 while executing the boot process or the wakeup process. It should be noted that the command signal can be set by the basic input/output system 11 or by the operating system 12, and the present invention is not limited thereto.

接著進行步驟203:藉由微控制模組執行指令訊號並產生資料訊號。Then proceed to step 203: the instruction signal is executed by the micro control module and the data signal is generated.

接著微控制模組20係根據指令訊號進行處理,以產生資料訊號。由於指令訊號包括事件序號、事件類別及延遲時間,因此微控制模組20可得知所要處理的資料為何,以及在多久時間後要將資料訊號傳輸到處理系統10。並且在此延遲時間內,基本輸入輸出系統11或由作業系統12係同時處理其他的處理程序。Then, the micro control module 20 processes the signal according to the command signal to generate a data signal. Since the command signal includes the event number, the event type, and the delay time, the micro control module 20 can know what the data to process and how long it takes to transmit the data signal to the processing system 10. And during this delay time, the basic input/output system 11 or the operating system 12 processes other processing programs simultaneously.

接著進行步驟204:根據事件類別以決定傳輸資料訊號至基本輸入輸出系統或作業系統。Then proceed to step 204: according to the event category to decide to transmit the data signal to the basic input/output system or the operating system.

在經過延遲時間後,微控制模組20係將處理得到之資料訊號回傳到處理系統10。並且根據事件類別,亦即根據要處理此資料訊號之單元來利用SMI、SCI、_Lxx或WMI等機制中斷基本輸入輸出系統11或作業系統12的原本處理流程。After the delay time elapses, the micro control module 20 transmits the processed data signal back to the processing system 10. And according to the event category, that is, according to the unit to process the data signal, the original processing flow of the basic input/output system 11 or the operating system 12 is interrupted by using a mechanism such as SMI, SCI, _Lxx or WMI.

最後執行步驟205:根據資料訊號以執行開機程序或是喚醒程序。Finally, step 205 is executed: executing the booting procedure or waking up the program according to the data signal.

最後基本輸入輸出系統11或作業系統12接收到資料訊號後,係根據資料訊號以執行開機程序或是喚醒程序,再經由處理晶片30來驅動電腦系統1內部的硬體架構或是軟體程序,讓電腦系統1進入正常的狀態。After the basic input/output system 11 or the operating system 12 receives the data signal, the system starts the program or wakes up the program according to the data signal, and then drives the internal hardware or software program of the computer system 1 through the processing chip 30. The computer system 1 enters a normal state.

此處需注意的是,本發明之電腦系統啟動之方法並不以上述之步驟次序為限,只要能達成本發明之目的,上述之步驟次序亦可加以改變。It should be noted that the method for starting the computer system of the present invention is not limited to the above-described sequence of steps, and the order of the above steps may be changed as long as the object of the present invention can be achieved.

如此一來,處理系統10係可在執行處理程序時,將某部分的程序交由微控制模組20執行,來得到所需的資料訊號,以縮短電腦系統1之啟動時間。In this way, the processing system 10 can execute a certain part of the program to the micro control module 20 to obtain the required data signal to shorten the startup time of the computer system 1.

另一方面,電腦系統1在正常運作的環境下亦可執行。在此請參考圖3係本發明之電腦系統正常運作下之實施方式之步驟流程圖。On the other hand, the computer system 1 can also be executed in a normal operating environment. Please refer to FIG. 3 for a flow chart of the steps of the embodiment of the computer system of the present invention under normal operation.

首先進行步驟301:執行正常運作程序。First, proceed to step 301: Perform a normal operation procedure.

首先在此實施方式中,電腦系統1係於開機後藉由作業系統12執行正常運作程序。First of all, in this embodiment, the computer system 1 is operated by the operating system 12 after the power is turned on.

其次進行步驟302:於執行正常運作程序時,接收觸發指令以產生指令訊號至微控制模組。Next, step 302 is performed: when the normal operation program is executed, the trigger instruction is received to generate the command signal to the micro control module.

其次作業系統12在執行正常運作程序時,可根據接收到的觸發指令以產生指令訊號至微控制模組20。此觸發指令可根據使用者之命令所產生,本發明並不限於此。並且作業系統12亦不限定須在接收觸發指令後才能產生指令訊號。作業系統12可依照正常運作程序之需求而自動產生指令訊號。Secondly, when the normal operation program is executed, the operating system 12 can generate a command signal to the micro control module 20 according to the received trigger command. This trigger command can be generated according to a user's command, and the present invention is not limited thereto. Moreover, the operating system 12 is also not limited to generate a command signal after receiving a trigger command. The operating system 12 can automatically generate command signals in accordance with the requirements of the normal operating procedures.

接著進行步驟303:藉由微控制模組執行指令訊號並產生資料訊號。Then proceed to step 303: the instruction signal is executed by the micro control module and the data signal is generated.

接著微控制模組20係根據指令訊號進行處理,以產生資料訊號。由於指令訊號包括事件序號、事件類別及延遲時間,因此微控制模組20可此延遲時間內進行資料訊號的處理。並且在此延遲時間內,作業系統12亦同時處理其他的處理程序。Then, the micro control module 20 processes the signal according to the command signal to generate a data signal. Since the command signal includes the event number, the event type, and the delay time, the micro control module 20 can process the data signal within the delay time. And during this delay time, the operating system 12 also processes other processing programs simultaneously.

接著進行步驟304:根據事件類別以傳輸資料訊號至作業系統。Then proceed to step 304: transmitting data signals to the operating system according to the event category.

在經過延遲時間後,微控制模組20係將處理得到之資料訊號利用SCI、_Lxx或WMI等機制以回傳到作業系統12。亦可依照資料訊號設定讓基本輸入輸出系統11進行處理,本發明並不限於此。After the delay time, the micro control module 20 transmits the processed data signal to the operating system 12 by using mechanisms such as SCI, _Lxx or WMI. The basic input/output system 11 can also be processed according to the data signal setting, and the present invention is not limited thereto.

最後執行步驟305:根據資料訊號以執行正常運作程序。Finally, step 305 is performed: according to the data signal to perform a normal operation procedure.

最後作業系統12接收到資料訊號後,係根據資料訊號以繼續執行處理程序,再經由處理晶片30來驅動電腦系統1內部的硬體架構或是軟體程序,讓電腦系統1持續執行正常運作程序。After receiving the data signal, the operating system 12 continues to execute the processing program according to the data signal, and then drives the internal hardware or software program of the computer system 1 through the processing chip 30, so that the computer system 1 continues to execute the normal operation program.

如此一來,作業系統12在正常運作程序下,也可將某部分的程序交由微控制模組20執行,來得到所需的資料訊號,以增加電腦系統1之處理速度,並減少資料訊號之遺漏。In this way, under the normal operation procedure, the operating system 12 can also transfer a certain part of the program to the micro control module 20 to obtain the required data signal, thereby increasing the processing speed of the computer system 1 and reducing the data signal. Missing.

綜上所陳,本發明無論就目的、手段及功效,在在均顯示其迥異於習知技術之特徵,懇請 貴審查委員明察,早日賜准專利,俾嘉惠社會,實感德便。惟應注意的是,上述諸多實施例僅係為了便於說明而舉例而已,本發明所主張之權利範圍自應以申請專利範圍所述為準,而非僅限於上述實施例。To sum up, the present invention, regardless of its purpose, means and efficacy, shows its distinctive features of the prior art. You are requested to review the examination and express the patent as soon as possible. It should be noted that the various embodiments described above are merely illustrative for ease of explanation, and the scope of the invention is intended to be limited by the scope of the claims.

1‧‧‧電腦系統1‧‧‧ computer system

10‧‧‧處理系統10‧‧‧Processing system

11‧‧‧基本輸入輸出系統11‧‧‧Basic input and output system

12‧‧‧作業系統12‧‧‧Operating system

20‧‧‧微控制模組20‧‧‧Micro Control Module

30‧‧‧處理晶片30‧‧‧Processing wafer

40‧‧‧匯流排40‧‧‧ busbar

圖1係本發明之電腦系統之架構示意圖。1 is a schematic diagram of the architecture of a computer system of the present invention.

圖2係本發明之電腦系統啟動之實施方式之步驟流程圖。2 is a flow chart showing the steps of an embodiment of the computer system startup of the present invention.

圖3係本發明之電腦系統正常運作下之實施方式之步驟流程圖。3 is a flow chart showing the steps of an embodiment of the computer system of the present invention in normal operation.

1...電腦系統1. . . computer system

10...處理系統10. . . Processing system

11...基本輸入輸出系統11. . . Basic input and output system

12...作業系統12. . . working system

20...微控制模組20. . . Micro control module

30...處理晶片30. . . Processing wafer

40...匯流排40. . . Busbar

Claims (14)

一種電腦系統,包括:一處理系統,用以執行一處理程序;以及一微控制模組,係與該處理系統電性連接,當該處理系統執行該處理程序時,係同時產生一指令訊號至該微控制模組,其中該指令訊號包括一事件序號、一事件類別及一延遲時間,該微控制模組係執行該指令訊號以進行處理並產生一資料訊號,再傳輸該資料訊號至該處理系統,以供該處理系統根據該資料訊號以執行該處理程序。 A computer system comprising: a processing system for executing a processing program; and a micro control module electrically connected to the processing system, and when the processing system executes the processing program, simultaneously generating a command signal to The micro-control module, wherein the command signal includes an event serial number, an event type, and a delay time, the micro-control module executes the command signal for processing and generates a data signal, and then transmits the data signal to the processing a system for the processing system to perform the processing based on the data signal. 如申請專利範圍第1項所述之電腦系統,其中該處理系統包括一基本輸入輸出系統及一作業系統。 The computer system of claim 1, wherein the processing system comprises a basic input/output system and an operating system. 如申請專利範圍第2項所述之電腦系統,其中該處理程序係為一開機程序、一喚醒程序或一正常運作程序。 The computer system of claim 2, wherein the processing program is a booting program, a wake-up procedure, or a normal operating procedure. 如申請專利範圍第3項所述之電腦系統,其中該作業系統係在該正常運作程序中根據一觸發指令以產生該指令訊號。 The computer system of claim 3, wherein the operating system generates the command signal according to a trigger command in the normal operating procedure. 如申請專利範圍第2項所述之電腦系統,其中該微控制模組係根據該事件類別以決定傳輸該資料訊號至該基本輸入輸出系統或該作業系統。 The computer system of claim 2, wherein the micro control module determines to transmit the data signal to the basic input/output system or the operating system according to the event category. 如申請專利範圍第2項所述之電腦系統,其中該微控制模組係經過該延遲時間後再傳輸該資料訊號至該基本輸入輸出系統或該作業系統。 The computer system of claim 2, wherein the micro control module transmits the data signal to the basic input/output system or the operating system after the delay time. 如申請專利範圍第6項所述之電腦系統,其中該處理系統係在該延遲時間內執行另一處理程序。 The computer system of claim 6, wherein the processing system performs another processing procedure within the delay time. 一種電腦系統處理之方法,係用於一電腦系統,該方法包括以下步驟:執行一處理程序;於執行該處理程序時,同時產生一指令訊號至一微控制模組,其中產生該指令訊號包括產生一事件序號、一事件類別及一延遲時間;藉由該微控制模組執行該指令訊號以進行處理並產生一資料訊號;以及根據該資料訊號以執行該處理程序。 A computer system processing method is for a computer system, the method comprising the steps of: executing a processing program; and executing the processing program, simultaneously generating a command signal to a micro control module, wherein generating the command signal comprises Generating an event serial number, an event category, and a delay time; the micro-control module executes the command signal for processing and generates a data signal; and executes the processing program according to the data signal. 如申請專利範圍第8項所述之電腦系統處理之方法,其中產生該指令訊號之步驟包括藉由一基本輸入輸出系統或藉由一作業系統產生該指令訊號。 The method of processing a computer system according to claim 8, wherein the step of generating the command signal comprises generating the command signal by a basic input/output system or by an operating system. 如申請專利範圍第8項所述之電腦系統處理之方法,更包括以下步驟:根據該事件類別以決定傳輸該資料訊號至該基本輸入輸出系統或該作業系統。 The method for processing a computer system according to claim 8 further includes the step of: determining to transmit the data signal to the basic input/output system or the operating system according to the event category. 如申請專利範圍第8項所述之電腦系統處理之方法,更包括以下步驟:經過該延遲時間後再傳輸該資料訊號至該基本輸入輸出系統或該作業系統。 The method for processing a computer system according to claim 8, further comprising the step of transmitting the data signal to the basic input/output system or the operating system after the delay time. 如申請專利範圍第11項所述之電腦系統處理之方法,更包括以下步驟:在該延遲時間內執行另一處理程序。 The method for processing a computer system according to claim 11, further comprising the step of: executing another processing procedure within the delay time. 如申請專利範圍第8項所述之電腦系統處理之方法,其中執行該處理程序之步驟包括執行一開機程序或執行一喚醒程序。 The method of computer system processing according to claim 8, wherein the step of executing the processing program comprises executing a booting procedure or executing a wakeup procedure. 如申請專利範圍第8項所述之電腦系統處理之方法,其中執行該處理啟動程序之步驟包括:執行一正常運作程序;以及根據一觸發指令以產生該指令訊號。 The method of computer system processing according to claim 8, wherein the step of executing the process startup program comprises: executing a normal operation program; and generating the instruction signal according to a trigger instruction.
TW101104082A 2012-02-08 2012-02-08 Computer system and computer system processing method thereof TWI479419B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW101104082A TWI479419B (en) 2012-02-08 2012-02-08 Computer system and computer system processing method thereof
CN201210034880.5A CN103246495B (en) 2012-02-08 2012-02-16 Computer system and computer system processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101104082A TWI479419B (en) 2012-02-08 2012-02-08 Computer system and computer system processing method thereof

Publications (2)

Publication Number Publication Date
TW201333825A TW201333825A (en) 2013-08-16
TWI479419B true TWI479419B (en) 2015-04-01

Family

ID=48926030

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101104082A TWI479419B (en) 2012-02-08 2012-02-08 Computer system and computer system processing method thereof

Country Status (2)

Country Link
CN (1) CN103246495B (en)
TW (1) TWI479419B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200725266A (en) * 2005-12-20 2007-07-01 Ene Technology Inc Accessing system of NADA flash memory and method thereof
US20100030991A1 (en) * 2008-07-30 2010-02-04 Pegatron Corporation Electronic device and method for updating bios thereof
TW201117103A (en) * 2009-11-03 2011-05-16 Via Tech Inc Interrupt signal processing method and computer system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1173280C (en) * 2000-10-26 2004-10-27 上海奇码数字信息有限公司 Adaptive information processing system and with network topology
DE60232381D1 (en) * 2002-01-24 2009-06-25 Fujitsu Ltd Computer for dynamic determination of the interruption delay
CN201387606Y (en) * 2009-04-21 2010-01-20 北京星网锐捷网络技术有限公司 Interrupt processing device and physical connection state rollover event processing device
CN102043643B (en) * 2009-10-15 2013-10-16 英业达股份有限公司 Method for installing interrupt event processing program

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200725266A (en) * 2005-12-20 2007-07-01 Ene Technology Inc Accessing system of NADA flash memory and method thereof
US20100030991A1 (en) * 2008-07-30 2010-02-04 Pegatron Corporation Electronic device and method for updating bios thereof
TW201117103A (en) * 2009-11-03 2011-05-16 Via Tech Inc Interrupt signal processing method and computer system

Also Published As

Publication number Publication date
CN103246495A (en) 2013-08-14
CN103246495B (en) 2016-03-23
TW201333825A (en) 2013-08-16

Similar Documents

Publication Publication Date Title
US9740645B2 (en) Reducing latency in a peripheral component interconnect express link
TWI588649B (en) Hardware recovery methods, hardware recovery systems, and computer-readable storage device
CN101515194B (en) Computer operating state converting method
TWI528165B (en) System for power management
TWI493332B (en) Method and apparatus with power management and a platform and computer readable storage medium thereof
JP6293933B2 (en) Emulation of system standby state with fast restart
JPH11161385A (en) Computer system and its system state control method
US9563775B2 (en) Security co-processor boot performance
US20050108585A1 (en) Silent loading of executable code
US9672048B2 (en) Electronic device and method for waking up operating system thereof
CN101281416A (en) Method for ensuring system closedown completion
KR101494000B1 (en) Method and system for power-on self testing after system off, and booting method the same
US9128730B2 (en) Method for executing bios tool program in non-SMI mechanism
TWI479419B (en) Computer system and computer system processing method thereof
US9207742B2 (en) Power saving operating method for an electronic device by disabling a connection port to a touch device before the touch device enters power-saving mode
JP6374004B2 (en) Electronic device with controller entering low power mode
US7272731B2 (en) Information handling system having reduced power consumption
JP2006040063A (en) Image processing device and smi processing method thereof
TWI386816B (en) System with automatic switch machine scheduling and automatic switching machine scheduling control method
TW201638715A (en) Computer apparatus and power management method thereof
TW201428474A (en) Power management methods and systems using the same
TW201321953A (en) Power control method during booting and system thereof