TWI456786B - 半導體發光元件之製造方法及半導體發光元件、燈、電子機器、機械裝置 - Google Patents

半導體發光元件之製造方法及半導體發光元件、燈、電子機器、機械裝置 Download PDF

Info

Publication number
TWI456786B
TWI456786B TW100103059A TW100103059A TWI456786B TW I456786 B TWI456786 B TW I456786B TW 100103059 A TW100103059 A TW 100103059A TW 100103059 A TW100103059 A TW 100103059A TW I456786 B TWI456786 B TW I456786B
Authority
TW
Taiwan
Prior art keywords
layer
grown
emitting device
semiconductor light
type semiconductor
Prior art date
Application number
TW100103059A
Other languages
English (en)
Other versions
TW201140900A (en
Inventor
Hiromitsu Sakai
Original Assignee
Toyoda Gosei Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyoda Gosei Kk filed Critical Toyoda Gosei Kk
Publication of TW201140900A publication Critical patent/TW201140900A/zh
Application granted granted Critical
Publication of TWI456786B publication Critical patent/TWI456786B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region
    • H01L33/30Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
    • H01L33/305Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table characterised by the doping materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49107Connecting at different heights on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • H01L33/06Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Devices (AREA)
  • Led Device Packages (AREA)

Claims (21)

  1. 一種半導體發光元件之製造方法,其特徵為具備:第一製程,係在第一有機金屬化學氣相成長裝置中,在基板上積層第一n型半導體層;及第二製程,係在第二有機金屬化學氣相成長裝置中,在前述第一n型半導體層上依序積層前述第一n型半導體層的再成長層、第二n型半導體層、發光層、及由p包覆層和p接觸層所構成之p型半導體層,在積層前述再成長層的製程中,依序進行:供給比前述第一n型半導體層形成時還少量的Si作為掺雜劑的製程(2)、及供給與前述第一n型半導體層形成時同量或比它還多量的前述Si作為掺雜劑的製程(3)。
  2. 如申請專利範圍第1項之半導體發光元件之製造方法,其中藉由連同前述再成長層的原料氣體一起供給含有前述Si之掺雜劑氣體,形成前述再成長層。
  3. 如申請專利範圍第1或2項之半導體發光元件之製造方法,其中與開始形成前述再成長層同時地或是從形成途中開始前述製程(2)。
  4. 如申請專利範圍第1或2項之半導體發光元件之製造方法,其中在前述製程(2)之前述掺雜劑氣體的供給量係前述第一n型半導體層形成時的0~1/15倍,在前述製程(3)之前述掺雜劑氣體的供給量係前述第一n型半導體層形成時的1~4倍。
  5. 如申請專利範圍第1或2項之半導體發光元件之製造方法,其中將前述再成長層的膜厚定為0.1μm~3.5μm。
  6. 如申請專利範圍第1或2項之半導體發光元件之製造方法,其中在前述製程(2)中形成膜厚0.05μm~0.5μm的再成長層第二層,在前述製程(3)中形成膜厚0.05μm~1μm的再成長層第三層。
  7. 如申請專利範圍第1或2項之半導體發光元件之製造方法,其中在積層前述再成長層的製程中,在前述製程(2)之前,進行將前述再成長層的成長條件定為與前述第一n型半導體層形成時相同的條件的製程(1)。
  8. 如申請專利範圍第7項之半導體發光元件之製造方法,其中在前述製程(1)中形成膜厚2μm以下的再成長層第一層,在前述製程(2)中形成膜厚0.05μm~0.5μm的再成長層第二層,在前述製程(3)中形成膜厚0.05μm~1μm的再成長層第三層。
  9. 如申請專利範圍第6項之半導體發光元件之製造方法,其中前述再成長層之中,使前述再成長層第二層含有濃度低於1×1017 /cm3 的前述Si,使前述再成長層第三層含有濃度5×1018 /cm3 以上的前述Si。
  10. 如申請專利範圍第8項之半導體發光元件之製造方法,其中前述再成長層之中,使前述再成長層第二層含有濃度低於1×1017 /cm3 的前述Si,使前述再成長層第三層含有濃度5×1018 /cm3 以上的前述Si。
  11. 如申請專利範圍第1或2項之半導體發光元件之製造方 法,其中藉由積層p接觸下層、及p接觸上層來形成前述p接觸層,使前述p接觸下層含有濃度1×1019 ~1×1020 /cm3 左右的Mg,使前述p接觸上層含有濃度1×1020 /cm3 ~3×1020 /cm3 左右的Mg。
  12. 一種半導體發光元件,係在基板上積層有在第一有機金屬化學氣相成長裝置中所積層的第一n型半導體層、和在與前述第一有機金屬化學氣相成長裝置不同的第二有機金屬化學氣相成長裝置所積層的前述第一n型半導體層之再成長層、第二n型半導體層、發光層、及由p包覆層和p接觸層所構成之p型半導體層的半導體發光元件,其特徵為前述再成長層的構成係依序積層:含Si量比前述第一n型半導體層還少之再成長層第二層、及含Si量比前述第一n型半導體層還多之再成長層第三層。
  13. 如申請專利範圍第12項之半導體發光元件,其中前述再成長層之中,分別以0.05μm~0.5μm、及0.05μm~1μm的膜厚形成前述再成長層第二層、及前述再成長層第三層。
  14. 如申請專利範圍第12項之半導體發光元件,其中前述再成長層係將含Si量與第一n型半導體層相同之再成長層第一層,積層在前述再成長層第二層的與前述再成長層第三層的相反側的構成。
  15. 如申請專利範圍第14項之半導體發光元件,其中前述再成長層之中,分別以2μm以下、0.05μm~0.5μm、及0.05 μm~1μm的膜厚形成前述再成長層第一層、前述再成長層第二層、及前述再成長層第三層。
  16. 如申請專利範圍第12至15項中任一項之半導體發光元件,其中前述再成長層之中,使前述再成長層第二層含有濃度低於1×1017 /cm3 的前述Si,使前述再成長層第三層含有濃度5×1018 /cm3 以上的前述Si。
  17. 如申請專利範圍第12至15項中任一項之半導體發光元件,其中前述再成長層的膜厚為0.1μm~3μm。
  18. 如申請專利範圍第12至15項中任一項之半導體發光元件,其中前述p接觸層係積層p接觸下層、及p接觸上層所構成,使前述p接觸下層含有濃度1×1019 ~1×1020 /cm3 左右的Mg,使前述p接觸上層含有濃度1×1020 /cm3 ~3×1020 /cm3 的Mg。
  19. 一種燈,其特徵為具備如申請專利範圍第12至18項中任一項之半導體發光元件。
  20. 一種電子機器,其特徵為組裝有如申請專利範圍第19項之燈。
  21. 一種機械裝置,其特徵為組裝有如申請專利範圍第20項之電子機器。
TW100103059A 2010-02-18 2011-01-27 半導體發光元件之製造方法及半導體發光元件、燈、電子機器、機械裝置 TWI456786B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010033762A JP5633154B2 (ja) 2010-02-18 2010-02-18 半導体発光素子の製造方法および半導体発光素子、ランプ、電子機器、機械装置

Publications (2)

Publication Number Publication Date
TW201140900A TW201140900A (en) 2011-11-16
TWI456786B true TWI456786B (zh) 2014-10-11

Family

ID=44482807

Family Applications (1)

Application Number Title Priority Date Filing Date
TW100103059A TWI456786B (zh) 2010-02-18 2011-01-27 半導體發光元件之製造方法及半導體發光元件、燈、電子機器、機械裝置

Country Status (3)

Country Link
JP (1) JP5633154B2 (zh)
TW (1) TWI456786B (zh)
WO (1) WO2011102213A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5880880B2 (ja) * 2013-03-29 2016-03-09 ウシオ電機株式会社 窒化物発光素子

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW472011B (en) * 1999-11-24 2002-01-11 Shimano Kk Bicycle display unit with backlight
US20030205711A1 (en) * 2000-07-03 2003-11-06 Koji Tanizawa N-type nitride semiconductor laminate and semiconductor device using same
US6906352B2 (en) * 2001-01-16 2005-06-14 Cree, Inc. Group III nitride LED with undoped cladding layer and multiple quantum well
US6914272B2 (en) * 1998-06-05 2005-07-05 Lumileds Lighting U.S., Llc Formation of Ohmic contacts in III-nitride light emitting devices
CN100576586C (zh) * 2005-04-07 2009-12-30 昭和电工株式会社 制造ⅲ族氮化物半导体元件的方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3753793B2 (ja) * 1996-06-14 2006-03-08 豊田合成株式会社 3族窒化物化合物半導体発光素子
US5729029A (en) * 1996-09-06 1998-03-17 Hewlett-Packard Company Maximizing electrical doping while reducing material cracking in III-V nitride semiconductor devices
JP4909533B2 (ja) * 2004-06-21 2012-04-04 パナソニック株式会社 半導体レーザ素子及びその製造方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6914272B2 (en) * 1998-06-05 2005-07-05 Lumileds Lighting U.S., Llc Formation of Ohmic contacts in III-nitride light emitting devices
TW472011B (en) * 1999-11-24 2002-01-11 Shimano Kk Bicycle display unit with backlight
US20030205711A1 (en) * 2000-07-03 2003-11-06 Koji Tanizawa N-type nitride semiconductor laminate and semiconductor device using same
US6906352B2 (en) * 2001-01-16 2005-06-14 Cree, Inc. Group III nitride LED with undoped cladding layer and multiple quantum well
CN100576586C (zh) * 2005-04-07 2009-12-30 昭和电工株式会社 制造ⅲ族氮化物半导体元件的方法

Also Published As

Publication number Publication date
WO2011102213A1 (ja) 2011-08-25
TW201140900A (en) 2011-11-16
JP5633154B2 (ja) 2014-12-03
JP2011171505A (ja) 2011-09-01

Similar Documents

Publication Publication Date Title
US11309522B2 (en) Electronic device with reduced non-device edge area
ATE482475T1 (de) Verfahren zur bildung einer quantentopfstruktur und verfahren zur herstellung eines lichtemittierenden halbleiterelements
JP2007281257A5 (zh)
CN108899403B (zh) 基于ScAlN/AlGaN超晶格p型层的高效发光二极管及制备方法
JP2009081406A5 (zh)
JP2013101984A5 (zh)
EP2581958A3 (en) Organic light emitting diode display and method for manufacturing the same
JP2011222728A5 (zh)
JP2014502041A5 (zh)
EP2555275A3 (en) Organic light emitting diode and method of manufacturing
JP2009283923A5 (zh)
CN104167475B (zh) 一种发光二极管外延片及其制作方法
TW201220571A (en) Ordered organic-organic multilayer growth
JP2010251737A5 (zh)
TW200746492A (en) White-light organic light-emitting diode (OLED) and its fabrication method
JP2010010591A5 (zh)
TW201130046A (en) Semiconductor device and process for production of semiconductor device
KR101479217B1 (ko) 그래핀 도핑을 통한 일함수 감소
TWI581454B (zh) 半導體發光元件
TWI456786B (zh) 半導體發光元件之製造方法及半導體發光元件、燈、電子機器、機械裝置
JP2009283922A5 (zh)
JP2010245444A5 (zh)
JP2007261936A5 (zh)
JP2015084453A5 (zh)
KR20160150412A (ko) 표면 개질된 그래핀 투명 전극 및 이의 제조 방법