TWI446580B - Light-emitting diode, light-emitting diode lamp and lighting device - Google Patents

Light-emitting diode, light-emitting diode lamp and lighting device Download PDF

Info

Publication number
TWI446580B
TWI446580B TW100102032A TW100102032A TWI446580B TW I446580 B TWI446580 B TW I446580B TW 100102032 A TW100102032 A TW 100102032A TW 100102032 A TW100102032 A TW 100102032A TW I446580 B TWI446580 B TW I446580B
Authority
TW
Taiwan
Prior art keywords
light
layer
emitting diode
substrate
electrode
Prior art date
Application number
TW100102032A
Other languages
Chinese (zh)
Other versions
TW201214753A (en
Inventor
Noriyuki Aihara
Noriyoshi Seo
Noritaka Muraki
Original Assignee
Showa Denko Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Showa Denko Kk filed Critical Showa Denko Kk
Publication of TW201214753A publication Critical patent/TW201214753A/en
Application granted granted Critical
Publication of TWI446580B publication Critical patent/TWI446580B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • H01L33/06Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region
    • H01L33/30Materials of the light emitting region containing only elements of group III and group V of the periodic system
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49107Connecting at different heights on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/10155Shape being other than a cuboid
    • H01L2924/10158Shape being other than a cuboid at the passive surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/10Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a light reflecting structure, e.g. semiconductor Bragg reflector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate

Description

發光二極體、發光二極體燈及照明裝置Light-emitting diode, light-emitting diode lamp and lighting device

本發明係關於一種發光二極體、使用它之發光二極體燈及照明裝置,該發光二極體係具有850 nm以上、尤其900 nm以上之發光波峰波長。The present invention relates to a light-emitting diode, a light-emitting diode lamp using the same, and an illumination device having an emission peak wavelength of 850 nm or more, particularly 900 nm or more.

本發明申請案係基於在2010年1月25日向日本國所提出申請的特願2010-013530號、在2010年8月18日向日本國所提出申請的特願2010-183205號而主張優先權,於此援用其內容。The application of the present invention claims priority based on Japanese Patent Application No. 2010-013530, filed on Jan. 25, 2010, and the Japanese Patent Application No. 2010-183205, filed on August 18, 2010. The content is used here.

紅外發光二極體已被廣泛利用於紅外線通訊、紅外線遙控裝置、各種感測器用光源、夜間照明等。Infrared light-emitting diodes have been widely used in infrared communication, infrared remote control devices, various sensor light sources, and night illumination.

針對如此之波峰波長附近,習知係利用磊晶法而使含有AlGaAs活性層的化合物半導體層成長於GaAs基板的發光二極體(例如專利文獻1至3);去除作為成長基板所用之GaAs基板,僅利用對發光波長為透明的成長層而構成其化合物半導體層之所謂的基板去除型發光二極體為現狀最高輸出的紅外發光二極體(例如專利文獻4)。In the vicinity of such a peak wavelength, a compound semiconductor layer containing an AlGaAs active layer is grown on a light-emitting diode of a GaAs substrate by an epitaxial method (for example, Patent Documents 1 to 3); and a GaAs substrate used as a growth substrate is removed. A so-called substrate-removing type light-emitting diode which constitutes a compound semiconductor layer of a compound layer which is transparent to a light-emitting wavelength is an infrared light-emitting diode which is the highest output at present (for example, Patent Document 4).

另一方面,於機器間之訊息發送或接收所用之紅外線通訊之情形下,例如使用850至900 nm之紅外線,紅外線遙控操作通訊之情形下,受光部之感度為高的波長帶,例如使用880至940 nm之紅外光。作為能夠使用於兼具紅外線通訊與紅外線遙控操作通訊之兩機能的行動電話等之終端機用的紅外線通訊與紅外線遙控操作通訊兩者之紅外發光二極體,習知係使用發光波峰波長為880至890 nm之實質不純物中含有Ge之 AlGaAs活性層者(專利文獻4)。On the other hand, in the case of infrared communication used for transmitting or receiving messages between machines, for example, using infrared rays of 850 to 900 nm, in the case of infrared remote control operation, a wavelength band having a high sensitivity of the light receiving portion, for example, 880 is used. Infrared light up to 940 nm. As an infrared light-emitting diode that can be used for both infrared communication and infrared remote control operation of a terminal such as a mobile phone having both infrared communication and infrared remote control operation communication, it is known that the wavelength of the illuminating peak is 880. An AlGaAs active layer containing Ge in a substantial impurity of 890 nm (Patent Document 4).

另外,作為可具有900 nm以上之發光波峰波長的紅外發光二極體,習知係使用InGaAs活性層者(專利文獻5至7)。Further, as an infrared light-emitting diode which can have an emission peak wavelength of 900 nm or more, an InGaAs active layer is conventionally used (Patent Documents 5 to 7).

[先前技術文獻][Previous Technical Literature]

[專利文獻][Patent Literature]

專利文獻1:日本特開平6-21507號公報Patent Document 1: Japanese Patent Publication No. 6-21507

專利文獻2:日本特開2001-274454號公報Patent Document 2: Japanese Laid-Open Patent Publication No. 2001-274454

專利文獻3:日本特開平7-38148號公報Patent Document 3: Japanese Patent Laid-Open No. Hei 7-38148

專利文獻4:日本特開2006-190792號公報Patent Document 4: Japanese Laid-Open Patent Publication No. 2006-190792

專利文獻5:日本特開2002-26377號公報Patent Document 5: Japanese Patent Laid-Open Publication No. 2002-26377

專利文獻6:日本特開2002-111048號公報Patent Document 6: Japanese Patent Laid-Open Publication No. 2002-111048

專利文獻7:日本特開2002-344013號公報Patent Document 7: Japanese Laid-Open Patent Publication No. 2002-344013

然而,於專利申請人所知之範圍內,針對850 nm以上、尤其900 nm以上之紅外發光二極體,並無為了使輸出提高,將磊晶晶圓貼附於機能性基板(接合)且去除用於成長的GaAs基板之所謂的接合型。However, within the scope of the patent applicant, for the infrared light-emitting diodes of 850 nm or more, especially 900 nm or more, the epitaxial wafer is not attached to the functional substrate (joining) in order to improve the output. The so-called bonding type of the GaAs substrate for growth is removed.

另外,使用實際不純物中含有Ge之AlGaAs活性層之情形,難以將發光波峰波長作成900 nm以上(專利文獻4之第3圖)。Further, in the case where an AlGaAs active layer containing Ge in an actual impurity is used, it is difficult to set the emission peak wavelength to 900 nm or more (Patent Document 4, FIG. 3).

另外,針對可具有900nm以上之發光波峰波長之使用InGaAs活性層的紅外發光二極體,從進一步地提高性能、節能、成本面之觀點,期望發光效率更高者之開發。Further, in the case of an infrared light-emitting diode using an InGaAs active layer having an emission peak wavelength of 900 nm or more, development of a higher luminous efficiency is desired from the viewpoint of further improving performance, energy saving, and cost.

本發明係有鑒於上述情形所完成者,目的在於提供一種高輸出/高效率地發射850nm以上、尤其900nm以上之發光波峰波長的紅外光之紅外發光二極體,及使用它而成之發光二極體燈及照明裝置。The present invention has been made in view of the above circumstances, and an object thereof is to provide an infrared light emitting diode of high-output/high-efficiency emission of infrared light having an emission peak wavelength of 850 nm or more, particularly 900 nm or more, and a light-emitting diode using the same Polar body lights and lighting fixtures.

本發明人係用以解決上述技術問題,不斷鑽研之結果,藉由將作成由InGaAs所構成的井層、作成由AlGaInP所構成的障壁層之多重量子井構造作為活性層,使由AlGaInP所構成的引導層介於中間而夾住活性層,將包覆層作成4元混晶的AlGaInP,同時也使包含活性層、引導層及包覆層之化合物半導體層磊晶成長於成長基板後,再次將化合物半導體層貼附於透明基板(接合),作成去除其成長基板之構造,而使高輸出/高效率地發射850nm以上、尤其900nm以上之發光波峰波長的紅外光的紅外發光二極體得以完成。The inventors of the present invention have been made to solve the above problems, and as a result of continuous research, a multi-quantum well structure made of a well layer made of InGaAs and a barrier layer made of AlGaInP is used as an active layer, and is composed of AlGaInP. The guiding layer is sandwiched between the active layers, and the cladding layer is made of a 4-component mixed AlGaInP, and the compound semiconductor layer including the active layer, the guiding layer and the cladding layer is epitaxially grown on the growth substrate, and again The compound semiconductor layer is attached to a transparent substrate (joined) to form a structure for removing the grown substrate, and an infrared light-emitting diode of high-output/high-efficiency emission of infrared light having an emission peak wavelength of 850 nm or more, particularly 900 nm or more is obtained. carry out.

首先,本發明人等係具有於紅外線通訊等所用之850nm以上、尤其900nm以上之發光波峰波長的方式來採用由InGaAs所構成的井層,作成用以提高單色性及輸出的多重量子井構造之活性層。First, the present inventors have used a well layer made of InGaAs to form a multi-quantum well structure for improving monochromaticity and output by using a light-emitting peak wavelength of 850 nm or more, particularly 900 nm or more, used for infrared communication or the like. The active layer.

另外,採用一種4元混晶之AlGaInP,其係於夾住此3元混晶之井層的障壁層、及該井層、夾住包含障壁層之多 重量子井構造之引導層及包覆層中,能帶間隙大且對發光波長為透明,且因為不含容易產生缺陷之As而結晶性佳。In addition, a 4-component mixed crystal AlGaInP is used, which is attached to the barrier layer of the well layer sandwiching the ternary mixed crystal, and the well layer and the barrier layer containing the barrier layer. In the guiding layer and the coating layer of the weight sub-well structure, the band gap is large and transparent to the emission wavelength, and the crystallinity is good because it does not contain As which is liable to cause defects.

以及,與作為成長基板使用之GsAs作一比較,以InGaAs層作為井層之多重量子井構造係成為晶格常數較大且歪斜量子井構造。於如此之歪斜量子井構造中,對InGaAs之組成及厚度之輸出或單色性的影響也大,適切之組成、厚度及成對數之選擇變得重要。因此,發現藉由將與InGaAs井層相反的歪斜追加於障壁層之AlGaInP,而以量子井構造整體來緩和因InGaAs之成對數增加所造成的晶格不整,改善在高電流區域之發光輸出特性。Moreover, compared with GsAs used as a growth substrate, a multiple quantum well structure having an InGaAs layer as a well layer has a large lattice constant and a skewed quantum well structure. In such a skewed quantum well structure, the influence on the composition and thickness of the InGaAs composition and the monochromaticity is also large, and the selection of the appropriate composition, thickness, and number of pairs becomes important. Therefore, it has been found that by adding the skew opposite to the InGaAs well layer to the AlGaInP of the barrier layer, the quantum well structure is used as a whole to alleviate the lattice irregularity caused by the logarithm increase of InGaAs, and the light-emitting output characteristics in the high current region are improved. .

另外,如上所述,習知係於使用InGaAs系活性層之紅外發光二極體中,並非將含此活性層之化合物半導體層貼附於透明基板(接合)型,而是原狀態下使用使化合物半導體層成長的GaAs基板。但是,GaAs基板係為了提高傳導性而進行高摻雜,無法避免因載子(carrier)所造成的光之吸收。因此,採用能夠迴避因載子所造成的光之吸收且貼附於能夠期待高輸出/高效率之透明基板(接合)型。Further, as described above, in the infrared light-emitting diode using the InGaAs-based active layer, the compound semiconductor layer containing the active layer is not attached to the transparent substrate (bonding) type, but is used in the original state. A GaAs substrate in which a compound semiconductor layer is grown. However, the GaAs substrate is highly doped in order to improve conductivity, and absorption of light by a carrier cannot be avoided. Therefore, it is possible to avoid the absorption of light by the carrier and attach it to a transparent substrate (joining) type capable of expecting high output and high efficiency.

尤其,接合型之情形,也有來自機能性基板之應力的影響,含有最適化之該歪斜量子井的元件構造設計為重要。In particular, in the case of the bonding type, there is also an influence from the stress of the functional substrate, and it is important to design the element structure of the skewed quantum well which is optimized.

本發明人係基於如此之見解而進一步進行研究的結果,於是完成顯示於下列結構的本發明。The inventors of the present invention conducted further studies based on such findings, and thus completed the present invention shown in the following structures.

本發明係提供以下之結構:The present invention provides the following structure:

(1)一種發光二極體,其特徵為具備:發光部,其係具有: 交替積層由組成式(InX1 Ga1-X1 )As(0X11)所構成的井層與由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層之量子井構造的活性層、夾住該活性層之由組成式(AlX3 Ga1-X3 )Y2 In1-Y2 P(0X31、0<Y21)所構成的第1引導層與第2引導層、與隔著該第1引導層與第2引導層之各層而夾住該活性層之第1包覆層與第2包覆層;電流擴散層,其係形成於該發光部上;及機能性基板,其係接合於該電流擴散層;而該第1與第2包覆層為由組成式(AlX4 Ga1-X4 )Y3 In1-Y3 P(0X41、0<Y31)所構成。(1) A light-emitting diode comprising: a light-emitting portion having: an alternating layer consisting of a composition formula (In X1 Ga 1-X1 ) As (0) X1 1) The well layer formed by the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The active layer of the quantum well structure of the barrier layer formed, and the composition formula (Al X3 Ga 1-X3 ) Y2 In 1-Y2 P(0) sandwiching the active layer X3 1, 0 < Y2 1) a first guiding layer and a second guiding layer, and a first cladding layer and a second cladding layer sandwiching the active layer via the respective layers of the first guiding layer and the second guiding layer; a diffusion layer formed on the light-emitting portion; and a functional substrate bonded to the current diffusion layer; and the first and second cladding layers are composed of a composition formula (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P(0 X4 1, 0 < Y3 1) constitutes.

(2)在該項(1)揭示之發光二極體,其中該井層之In組成(X1)為0X10.3。(2) The light-emitting diode disclosed in the item (1), wherein the In composition (X1) of the well layer is 0 X1 0.3.

(3)在該項(2)揭示之發光二極體,其中該井層之In組成(X1)為0.1X10.3。(3) The light-emitting diode disclosed in the item (2), wherein the In composition (X1) of the well layer is 0.1 X1 0.3.

(4)在該項(1)至(3)中任一項揭示之發光二極體,其中該障壁層之組成X2與Y1分別為0X20.2、0.5<Y10.7,該第1與第2引導層之組成X3與Y2分別為0.2X30.5、0.4<Y20.6,該第1與第2包覆層之組成X4與Y3分別為0.3X40.7、0.4<Y30.6。(4) The light-emitting diode disclosed in any one of (1) to (3), wherein the composition of the barrier layer X2 and Y1 are 0, respectively. X2 0.2, 0.5 < Y1 0.7, the composition of the first and second guiding layers X3 and Y2 are respectively 0.2 X3 0.5, 0.4 < Y2 0.6, the composition of the first and second cladding layers X4 and Y3 are respectively 0.3 X4 0.7, 0.4 < Y3 0.6.

(5)在該項(1)至(4)中任一項揭示之發光二極體,其中該機能性基板係對發光波長為透明。(5) The light-emitting diode of any one of (1) to (4), wherein the functional substrate is transparent to an emission wavelength.

(6)在該項(1)至(5)中任一項揭示之發光二極體,其中該機能性基板係由GaP或SiC所構成。(6) The light-emitting diode disclosed in any one of (1) to (5), wherein the functional substrate is composed of GaP or SiC.

(7)在該項(1)至(6)中任一項揭示之發光二極體,其中該機能性基板之側面,在接近該發光部之側具有對於主要的光取出面約略垂直的垂直面,在遠離該發光部之側具有對於該主要的光取出面內側傾斜的傾斜面。(7) The light emitting diode according to any one of (1) to (6), wherein a side of the functional substrate has a vertical vertical to the main light extraction surface on a side close to the light emitting portion. The surface has an inclined surface that is inclined toward the inner side of the main light extraction surface on a side away from the light emitting portion.

(8)在該項(7)揭示之發光二極體,其中該傾斜面係含有粗糙面。(8) The light-emitting diode disclosed in the item (7), wherein the inclined surface contains a rough surface.

(9)一種發光二極體,其特徵為具備:發光部,其係具有交替積層由組成式(InX1 Ga1-X1 )As(0X11)所構成的井層與由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層之量子井構造的活性層、夾住該活性層之由組成式(AlX3 Ga1-X3 )Y2 In1-Y2 P(0X31、0<Y21)所構成的第1引導層與第2引導層、與隔著該第1引導層與第2引導層之各層而夾住該活性層之第1包覆層與第2包覆層;電流擴散層,其係形成於該發光部上;及機能性基板,其係對向於該發光部而配置且含有對於發光波長具有90%以上之反射率的反射層,並接合於該電流擴散層;而該第1與第2包覆層為由組成式(AlX4 Ga1-X4 )Y3 In1-Y3 P(0X41、0<Y31)所構成。(9) A light-emitting diode characterized by comprising: a light-emitting portion having an alternating layer consisting of a composition formula (In X1 Ga 1-X1 ) As (0) X1 1) The well layer formed by the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The active layer of the quantum well structure of the barrier layer formed, and the composition formula (Al X3 Ga 1-X3 ) Y2 In 1-Y2 P(0) sandwiching the active layer X3 1, 0 < Y2 1) a first guiding layer and a second guiding layer, and a first cladding layer and a second cladding layer sandwiching the active layer via the respective layers of the first guiding layer and the second guiding layer; a diffusion layer formed on the light-emitting portion; and a functional substrate disposed opposite to the light-emitting portion and including a reflective layer having a reflectance of 90% or more with respect to an emission wavelength, and bonded to the current diffusion layer And the first and second cladding layers are composed of a composition formula (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P(0 X4 1, 0 < Y3 1) constitutes.

於此,「接合」更包含使電流擴散層與機能性基板之間的層介於中間而接合。Here, the "joining" further includes bonding a layer between the current diffusion layer and the functional substrate.

(10)在該項(9)揭示之發光二極體,其中該井層之In組成(X1)為0X10.3。(10) The light-emitting diode disclosed in the item (9), wherein the In composition (X1) of the well layer is 0 X1 0.3.

(11)在該項(10)揭示之發光二極體,其中該井層之In 組成(X1)為0.1X10.3。(11) The light-emitting diode disclosed in the item (10), wherein the In composition (X1) of the well layer is 0.1 X1 0.3.

(12)在該項(9)至(11)中任一項揭示之發光二極體,其中該障壁層之組成X2與Y1分別為0X20.2、0.5<Y10.7,該第1與第2引導層之組成X3與Y2分別為0.2X30.5、0.4<Y20.6,該第1與第2包覆層之組成X4與Y3分別為0.3X40.7、0.4<Y30.6。(12) The light-emitting diode disclosed in any one of (9) to (11), wherein the composition of the barrier layer X2 and Y1 are 0, respectively. X2 0.2, 0.5 < Y1 0.7, the composition of the first and second guiding layers X3 and Y2 are respectively 0.2 X3 0.5, 0.4 < Y2 0.6, the composition of the first and second cladding layers X4 and Y3 are respectively 0.3 X4 0.7, 0.4 < Y3 0.6.

(13)在該項(9)至(12)中任一項揭示之發光二極體,其中該機能性基板係含有由矽或鍺所構成的層。(13) The light-emitting diode according to any one of (9) to (12), wherein the functional substrate contains a layer composed of ruthenium or osmium.

(14)在該項(9)至(12)中任一項揭示之發光二極體,其中該機能性基板係含有金屬基板。(14) The light-emitting diode according to any one of (9) to (12), wherein the functional substrate contains a metal substrate.

(15)在該項(14)揭示之發光二極體,其中該金屬基板係由複數之金屬層所構成。(15) The light-emitting diode disclosed in the item (14), wherein the metal substrate is composed of a plurality of metal layers.

(16)在該項(1)至(15)中任一項揭示之發光二極體,其中該電流擴散層係由GaP或GaInP所構成。(16) The light-emitting diode disclosed in any one of (1) to (15), wherein the current diffusion layer is composed of GaP or GaInP.

(17)在該項(1)至(16)中任一項揭示之發光二極體,其中該電流擴散層之厚度為0.5至20μm之範圍。(17) The light-emitting diode disclosed in any one of (1) to (16), wherein the current diffusion layer has a thickness in a range of 0.5 to 20 μm.

(18)在該項(1)至(17)中任一項揭示之發光二極體,其中第1電極及第2電極係設置於發光二極體之該主要的光取出面側。(18) The light-emitting diode according to any one of (1) to (17), wherein the first electrode and the second electrode are provided on the main light extraction surface side of the light emitting diode.

(19)在該項(18)揭示之發光二極體,其中該第1電極及該第2電極係歐姆電極。(19) The light-emitting diode according to (18), wherein the first electrode and the second electrode are ohmic electrodes.

(20)在該項(18)或(19)中任一項揭示之發光二極體,其係在該機能性基板之該主要的光取出面側的相反側之面 更具備第3電極。(20) The light-emitting diode disclosed in any one of (18) or (19), which is on the opposite side of the main light extraction surface side of the functional substrate It also has a third electrode.

(21)一種發光二極體燈,其特徵為具備在該項(1)至(20)中任一項揭示之發光二極體。(21) A light-emitting diode lamp characterized by comprising the light-emitting diode disclosed in any one of the items (1) to (20).

(22)一種發光二極體燈,其特徵為具備在該項(20)揭示之發光二極體,該第1電極或該第2電極與該第3電極約略相同電位地連接。(22) A light-emitting diode lamp comprising the light-emitting diode disclosed in the item (20), wherein the first electrode or the second electrode is connected to the third electrode at approximately the same potential.

(23)一種照明裝置,其係搭載複數個在該項(1)至(20)中任一項揭示之發光二極體,及/或在該項(21)或(22)中至少任一項揭示之發光二極體燈。(23) A lighting device that mounts a plurality of light-emitting diodes disclosed in any one of (1) to (20), and/or at least one of (21) or (22) The item discloses a light-emitting diode lamp.

還有,於本發明中,所謂「機能性基板」係指使化合物半導體層成長於成長基板後,去除其成長基板,使電流擴散層介於中間而接合於化合物半導體層來支撐化合物半導體層的基板,但於電流擴散層中形成既定之層後,將既定之基板接合於其既定之層上的構造之情形,含有其既定之層而稱為「機能性基板」。In the present invention, the term "functional substrate" refers to a substrate in which a compound semiconductor layer is grown on a growth substrate, the growth substrate is removed, and the current diffusion layer is interposed and bonded to the compound semiconductor layer to support the compound semiconductor layer. However, in the case where a predetermined layer is formed in the current diffusion layer and a predetermined substrate is bonded to a predetermined layer, a predetermined layer is referred to as a "functional substrate".

若根據上述之構造,獲得以下之效果。According to the above configuration, the following effects are obtained.

能夠以高輸出/高效率地發射850nm以上、尤其900nm以上之發光波峰波長的紅外光。Infrared light having an emission peak wavelength of 850 nm or more, particularly 900 nm or more, can be emitted with high output/high efficiency.

因為活性層係具有交替積層為由組成式(InX1 Ga1-X1 )As(0X11)所構成的井層與由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層之多重量子井構造的結構,具優越之單色性。Because the active layer has alternating layers as the composition formula (In X1 Ga 1-X1 ) As (0 X1 1) The well layer formed by the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The structure of the multiple quantum well structure of the barrier layer formed by the structure has superior monochromaticity.

藉由將機能性基板作成對發光波長為透明者的結構,不吸收來自發光部之發光,能夠顯示高輸出/高效率。By making the functional substrate transparent to the light-emitting wavelength, it is possible to display high output/high efficiency without absorbing light emitted from the light-emitting portion.

因為障壁層、引導層及包覆層係由組成式(AlX Ga1-X )Y In1-Y P(0X11、0<Y1)所構成的結構,所以不含容易形成缺陷的As而有助於高結晶性且高輸出。Because the barrier layer, the guiding layer and the cladding layer are composed of the composition formula (Al X Ga 1-X ) Y In 1-Y P(0 X1 1, 0 < Y 1) Since the structure is constituted, it does not contain As which is easy to form defects, and contributes to high crystallinity and high output.

因為障壁層、引導層及包覆層係為由組成式(AlX Ga1-X )Y In1-Y P(0X11、0<Y1)所構成的結構,所以與障壁層、引導層及包覆層為由3元混晶所構成的紅外發光二極體作一比較,Al濃度更低且耐熱性更提高。Because the barrier layer, the guiding layer and the cladding layer are composed of the composition formula (Al X Ga 1-X ) Y In 1-Y P (0 X1 1, 0 < Y 1) Since the structure is such that the barrier layer, the guiding layer, and the cladding layer are infrared light-emitting diodes composed of a ternary mixed crystal, the Al concentration is lower and the heat resistance is further improved.

因為活性層係為具有由組成式(InX1 Ga1-X1 )As(0X11)所構成的井層與由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層之積層構造的結構,所以適合於利用MOCVD法而量產。Because the active layer is composed of the composition formula (In X1 Ga 1-X1 ) As (0 X1 1) The well layer formed by the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) Since the structure of the laminated structure of the barrier layer is formed, it is suitable for mass production by the MOCVD method.

使用作為化合物半導體層之成長基板所具有的GaAs基板之情形,藉由將由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層之組成X2及Y1分別作成採取0X20.2、0.5<Y10.7之結構,而緩和對GaAs基板之井層的歪斜而能夠抑制結晶性之降低。In the case of using a GaAs substrate which is a growth substrate of a compound semiconductor layer, by a composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The composition of the barrier layer formed by X2 and Y1 is made to take 0 X2 0.2, 0.5 < Y1 The structure of 0.7 can alleviate the skew of the well layer of the GaAs substrate and can suppress the decrease in crystallinity.

藉由將機能性基板作成由GaP、SiC、矽、或鍺所構成的結構,由於與發光部之熱膨脹係數接近而能夠減低應力。另外,由於為難以腐蝕之材質,耐濕性將提高。By forming the functional substrate into a structure composed of GaP, SiC, ruthenium or iridium, the stress can be reduced by the fact that the thermal expansion coefficient of the light-emitting portion is close to that. In addition, since it is a material that is hard to corrode, moisture resistance will increase.

藉由將機能性基板與電流擴散層中任一種皆為由GaP所構成的結構,能夠使其接合容易且接合強度變大。By adopting a structure in which any of the functional substrate and the current diffusion layer is made of GaP, the bonding can be facilitated and the bonding strength can be increased.

藉由將電流擴散層作成由GaInP所構成的結構,能夠使其與InGaAs井層晶格整合而使結晶性提高。By forming the current diffusion layer as a structure composed of GaInP, it is possible to integrate the crystal lattice with the InGaAs well layer to improve crystallinity.

本發明之發光二極體燈能夠具有850 nm以上、尤其900 nm以上之發光波峰波長,由於具有優異的單色性,同時也為高輸出/高效率且具備優異的耐濕性之上述發光二極體,適合於感測器用途等且廣泛的用途之光源。The light-emitting diode lamp of the present invention can have an emission peak wavelength of 850 nm or more, particularly 900 nm or more, and has high monochromaticity, high output/high efficiency, and excellent moisture resistance. A polar body, a light source suitable for a wide range of applications such as sensor use.

以下,關於採用本發明之一實施形態的發光二極體及使用它之發光二極體燈,使用圖式而詳細說明。再者,在以下之說明所用之圖式,係用以容易了解特徵及方便具有放大成為特徵的部分之情形,各構造要件之尺寸比率等並不受限於與實際相同。Hereinafter, a light-emitting diode according to an embodiment of the present invention and a light-emitting diode lamp using the same will be described in detail with reference to the drawings. Incidentally, the drawings used in the following description are for easily understanding the features and for facilitating the enlargement of the features, and the dimensional ratios and the like of the respective constituent elements are not limited to the same as the actual ones.

<發光二極體燈><Light emitting diode lamp>

第1圖及第2圖係用以說明使用採用本發明之一實施形態的發光二極體之發光二極體燈的圖形:第1圖係平面圖;第2圖係沿著顯示於第1圖中之A-A’線的剖面圖。1 and 2 are diagrams for explaining a light-emitting diode lamp using a light-emitting diode according to an embodiment of the present invention: Fig. 1 is a plan view; and Fig. 2 is shown along Fig. 1 A section of the A-A' line in the middle.

如第1圖及第2圖所示,使用本實施形態之發光二極體1的發光二極體燈41,係在安裝基板42之表面構裝一個以上之發光二極體1。As shown in FIGS. 1 and 2, in the light-emitting diode lamp 41 of the light-emitting diode 1 of the present embodiment, one or more light-emitting diodes 1 are mounted on the surface of the mounting substrate 42.

更具體而言,在安裝基板42之表面設置n電極端子43與p電極端子44。另外,使用金線45而連接(線接合)發光二極體1之第1電極的n型歐姆電極4與安裝基板42之n電極端子43。另一方面,使用金線46而連接發光二極體1之第2電極的p型歐姆電極5與安裝基板42之p電極端子44。再者,如第2圖所示,在與發光二極體1之n型及p型歐姆電極4,5所設置之面的相反側之面,設置第3電極6,藉由此第3電極6,使發光二極體1連接於n電極端子43上而固定於安裝基板42。於此,n型歐姆電極4與第3電極6係藉由n電極端子43而成為等電位或約略等電位的方式來予以電性連接。藉由第3電極,對於過大之反向電壓,過電流不流入活性層,電流係流向第3電極與p型電極間,能夠防止活性層之破損。在第3電極與基板界面側,也能夠進行高輸出。另外,藉由將共晶金屬、焊錫等附加於第3電極之表面側,使共晶固晶等之更簡便的裝配技術變得能夠利用。而且,構裝有安裝基板42之發光二極體1的表面係藉由矽樹脂或環氧樹脂等之一般的密封樹脂47所密封。More specifically, the n electrode terminal 43 and the p electrode terminal 44 are provided on the surface of the mounting substrate 42. Further, the n-type ohmic electrode 4 of the first electrode of the light-emitting diode 1 and the n-electrode terminal 43 of the mounting substrate 42 are connected (wire-bonded) using the gold wire 45. On the other hand, the p-type ohmic electrode 5 of the second electrode of the light-emitting diode 1 and the p-electrode terminal 44 of the mounting substrate 42 are connected using the gold wire 46. Further, as shown in FIG. 2, the third electrode 6 is provided on the surface opposite to the surface on which the n-type and p-type ohmic electrodes 4, 5 of the light-emitting diode 1 are disposed, whereby the third electrode is provided 6. The light-emitting diode 1 is connected to the n-electrode terminal 43 and fixed to the mounting substrate 42. Here, the n-type ohmic electrode 4 and the third electrode 6 are electrically connected so as to be equipotential or approximately equipotential by the n-electrode terminal 43. With the third electrode, the overcurrent does not flow into the active layer for the excessive reverse voltage, and the current flows between the third electrode and the p-type electrode, thereby preventing damage of the active layer. High output can also be performed on the interface between the third electrode and the substrate. In addition, by adding a eutectic metal, solder, or the like to the surface side of the third electrode, a simpler assembly technique such as eutectic solid crystal can be utilized. Further, the surface of the light-emitting diode 1 in which the mounting substrate 42 is mounted is sealed by a general sealing resin 47 such as silicone resin or epoxy resin.

<發光二極體(第1之實施形態)><Light Emitting Diode (Embodiment 1)>

第3圖及第4圖係用以說明關於採用本發明之第1實施形態之發光二極體的圖形:第3圖係平面圖;第4圖係沿著顯示於第3圖中之B-B’線的剖面圖。另外,第5圖係井層與障壁層之積層構造的剖面圖。3 and 4 are views for explaining a pattern of a light-emitting diode according to a first embodiment of the present invention: FIG. 3 is a plan view; and FIG. 4 is a B-B shown in FIG. 'The sectional view of the line. In addition, Fig. 5 is a cross-sectional view showing a laminated structure of a well layer and a barrier layer.

關於第1實施形態之發光二極體,其特徵為具備:發光部7,其係具有:交替積層由組成式(InX1 Ga1-X1 )As(0X11)所構成的井層17與由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層18之量子井構造的活性層11、夾住活性層11之由組成式(AlX3 Ga1-X3 )Y2 In1-Y2 P(0X31、0<Y21)所構成的第1引導層10與第2引導層12、與隔著第1引導層10與第2引導層12之各層而夾住活性層11之第1包覆層9與第2包覆層13;電流擴散層8,其係形成於發光部7上;及機能性基板3,其係接合於電流擴散層8;而第1包覆層9與第2包覆層13為由組成式(AlX4 Ga1-X4 )Y3 In1-Y3 P(0X41、0<Y31)所構成。The light-emitting diode according to the first embodiment is characterized in that it includes a light-emitting portion 7 having an alternating layer composition formula (In X1 Ga 1-X1 ) As (0) X1 1) The well layer 17 is formed by the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The active layer 11 of the quantum well structure of the barrier layer 18 formed, and the composition formula (Al X3 Ga 1-X3 ) Y2 In 1-Y2 P(0) sandwiching the active layer 11 X3 1, 0 < Y2 1) The first guiding layer 10 and the second guiding layer 12, and the first cladding layer 9 and the second package sandwiching the active layer 11 via the respective layers of the first guiding layer 10 and the second guiding layer 12 a cladding layer 13; a current diffusion layer 8 formed on the light-emitting portion 7; and a functional substrate 3 bonded to the current diffusion layer 8; and the first cladding layer 9 and the second cladding layer 13 are composed of Formula (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P(0 X4 1, 0 < Y3 1) constitutes.

另外,發光二極體1係具備在主要的光取出面所設置的n型歐姆電極(第1電極)4及p型歐姆電極(第2電極)5而所概略構成。In addition, the light-emitting diode 1 has a schematic configuration including an n-type ohmic electrode (first electrode) 4 and a p-type ohmic electrode (second electrode) 5 provided on the main light extraction surface.

再者,所謂本實施形態中之主要的光取出面係在化合物半導體層2上,貼附機能性基板3之面的相反側之面。In addition, the main light extraction surface in the present embodiment is attached to the compound semiconductor layer 2, and the surface opposite to the surface of the functional substrate 3 is attached.

化合物半導體層(也稱為磊晶成長層)2係如第4圖所示,具有依序積層pn接合型之發光部7與電流擴散層8的構造。於此化合物半導體層2之構造中,能夠適時增加習知之機能層。例如,能夠設置用以降低歐姆(Ohmic)電極之接觸電阻的接觸層、且用以使元件驅動電流平面性地擴散於全般發光部之電流擴散層;相反地用以限制元件驅動電流所流通的區域之電流阻止層或電流狹窄層等習知之層構造。As shown in FIG. 4, the compound semiconductor layer (also referred to as an epitaxial growth layer) 2 has a structure in which a light-emitting portion 7 of a pn junction type and a current diffusion layer 8 are sequentially laminated. In the structure of the compound semiconductor layer 2, a conventional functional layer can be added as appropriate. For example, a contact layer for reducing the contact resistance of an ohmic electrode and a current diffusion layer for planarly diffusing the element drive current to the entire light-emitting portion can be provided; instead, the element drive current is limited. A conventional layer structure such as a current blocking layer or a current constriction layer in a region.

再者,化合物半導體層2較佳為使其磊晶成長而形成於GaAs基板之上者。Further, the compound semiconductor layer 2 is preferably formed by epitaxial growth and formed on a GaAs substrate.

如第4圖所示,發光部7係在電流擴散層8上至少依 序積層p型之下部包覆層(第1包覆層)9、下部引導層10、活性層11、上部引導層12、n型之上部包覆層(第2包覆層)13所構成。亦即,發光部7係導致放射再結合的載體(carrier)及用以使發光「關進」於活性層11中,在獲得高強度之發光上,較佳為含有對峙於活性層11之下側及上側所配置的下部包覆層9、下部引導(guide)層10、及上部引導層12、上部包覆層13之所謂作成雙異質(英語簡稱為:DH)的構造。As shown in FIG. 4, the light-emitting portion 7 is at least on the current diffusion layer 8. The p-type lower cladding layer (first cladding layer) 9, the lower guiding layer 10, the active layer 11, the upper guiding layer 12, and the n-type upper cladding layer (second cladding layer) 13 are formed. That is, the light-emitting portion 7 is a carrier that causes radiation recombination and is used to "cut" the light into the active layer 11. Preferably, the light-emitting portion 7 is provided under the active layer 11 for obtaining high-intensity light. The lower cladding layer 9, the lower guide layer 10, the upper guide layer 12, and the upper cladding layer 13 disposed on the side and the upper side are so-called double heterogeneous (English abbreviated as DH).

如第5圖所示,活性層11係用以控制發光二極體(LED)之發光波長而構成量子井構造。亦即,活性層11係在兩端具有障壁層18之井層17與障壁層18之多層構造(積層構造)。As shown in Fig. 5, the active layer 11 is used to control the light-emitting wavelength of the light-emitting diode (LED) to constitute a quantum well structure. That is, the active layer 11 has a multilayer structure (laminate structure) of the well layer 17 and the barrier layer 18 having the barrier layer 18 at both ends.

活性層11之層厚較佳為50至1000nm之範圍。另外,活性層11之傳導型並未予以特別限定,也能夠選擇未摻雜、p型及n型中任一種。為了提高發光效率,期望作成結晶性良好之未摻雜或低於3×1017 cm-3 之載子濃度。The layer thickness of the active layer 11 is preferably in the range of 50 to 1000 nm. Further, the conductivity type of the active layer 11 is not particularly limited, and any of undoped, p-type, and n-type can be selected. In order to improve the luminous efficiency, it is desirable to form an undoped or a carrier concentration of less than 3 × 10 17 cm -3 which is excellent in crystallinity.

第6圖係顯示將井層17之In組成(X1)固定於0.1,顯示其層後與發光波峰波長之相關。表1中顯示於第6圖之數據值。若井層變厚成3nm、5nm、7nm時,得知波長單調地變長為820nm、870nm、920nm。Fig. 6 shows that the In composition (X1) of the well layer 17 is fixed at 0.1, and the layer is shown to be related to the wavelength of the luminescence peak. The data values shown in Figure 6 are shown in Table 1. When the well layer is thickened to 3 nm, 5 nm, and 7 nm, the wavelength is monotonically grown to 820 nm, 870 nm, and 920 nm.

第7圖係顯示井層17之發光波峰波長與其In組成(X1)及層厚之相關。第7圖係顯示將井層17之發光波峰波長作成既定波長的井層17之In組成(X1)與層厚的組成者。具體而言,顯示發光波峰波長分別成為920 nm、960 nm之構造的井層17之In組成(X1)與層厚的組成。於第7圖中進一步顯示其他發光波峰波長820 nm、870 nm、985 nm及995 nm時之In組成(X1)與層厚的組成。在表2中顯示於第7圖所示之數據值。Figure 7 shows the correlation between the luminescence peak wavelength of the well layer 17 and its In composition (X1) and layer thickness. Fig. 7 is a view showing the composition of the In composition (X1) and the layer thickness of the well layer 17 in which the illuminating peak wavelength of the well layer 17 is set to a predetermined wavelength. Specifically, the composition of the In composition (X1) and the layer thickness of the well layer 17 having the emission peak wavelengths of 920 nm and 960 nm, respectively, is shown. The composition of In composition (X1) and layer thickness at other wavelengths of 820 nm, 870 nm, 985 nm, and 995 nm is further shown in Fig. 7. The data values shown in Fig. 7 are shown in Table 2.

發光波峰波長920 nm之情形,若In組成(X1)從0.3降至0.05時,由於對應於此之層厚係單調地從3 nm變厚成8 nm,若為同業者的話,能夠容易地發現成為由發光波峰波長920 nm之組合。When the illuminating peak wavelength is 920 nm, if the In composition (X1) is decreased from 0.3 to 0.05, since the layer thickness corresponding to this is monotonously thickened from 3 nm to 8 nm, it can be easily found by the same industry. It becomes a combination of 280 nm wavelength of the illuminating peak.

另外,In組成(X1)為0.1之時,若層厚變厚成3 nm、5 nm、7 nm、8 nm時,對應於此,發光波峰波長變長為820 nm、870 nm、920 nm、960 nm。另外,In組成(X1)為0.2之時,若層厚變厚成5 nm、6 nm時,對應於此,發光波峰波長變長為920 nm、960 nm;In組成(X1)為0.25之時,若層厚變厚成4 nm、5 nm時,對應於此,發光波峰波長變長為920 nm、960 nm;再者,In組成(X1)為0.3之時,若層厚變厚成3 nm、5 nm時,對應於此,發光波峰波長變長為920 nm、985 nm。In addition, when the In composition (X1) is 0.1, when the layer thickness is increased to 3 nm, 5 nm, 7 nm, and 8 nm, the wavelength of the luminescence peak becomes 820 nm, 870 nm, and 920 nm. 960 nm. In addition, when the In composition (X1) is 0.2, when the layer thickness is increased to 5 nm or 6 nm, the wavelength of the luminescence peak becomes 920 nm and 960 nm, and when the composition of In (X1) is 0.25. When the layer thickness is thickened to 4 nm and 5 nm, the wavelength of the luminescence peak becomes 920 nm and 960 nm, and when the composition of In (X1) is 0.3, the layer thickness becomes 3 At nm and 5 nm, the wavelength of the luminescence peak is 920 nm and 985 nm.

再者另外,層厚為5 nm之時,若In組成(X1)增加至0.1、0.2、0.25、0.3時,發光波峰波長變長為870 nm、920 nm、960 nm、985 nm;若In組成(X1)增加至0.35時,發光波峰波長變長為995 nm。In addition, when the layer thickness is 5 nm, if the In composition (X1) is increased to 0.1, 0.2, 0.25, and 0.3, the wavelength of the luminescence peak becomes 870 nm, 920 nm, 960 nm, and 985 nm; When (X1) is increased to 0.35, the wavelength of the luminescence peak becomes 995 nm.

於第7圖中,連結將發光波峰波長作成920 nm及960 nm之In組成(X1)與層厚之組合時,則顯示成為約略直線。另外,推測作為連結850 nm以上直到1000 nm左右之波長帶的作為既定發光波峰波長之In組成(X1)與層厚之組合的線也成為約略直線狀。再者,推測連結其組合之線係發光波峰波長越短越位於左下,越長則越位於右上。In Fig. 7, when the combination of the In composition (X1) of the 720 nm and 960 nm and the layer thickness is obtained by connecting the wavelength of the luminescence peak, the display shows an approximate straight line. In addition, it is presumed that a line which is a combination of the In composition (X1) and the layer thickness which is a predetermined emission peak wavelength in a wavelength band of 850 nm or more and up to 1000 nm is also approximately linear. Furthermore, it is presumed that the shorter the wavelength of the luminescence peak of the line connecting the combinations, the lower the lower the left, and the longer the longer, the higher the upper limit.

若基於以上之規則性,能夠容易地發現具有850 nm以上且1000 nm以下之所欲發光波峰波長的In組成(X1)與層厚。Based on the above regularity, the In composition (X1) and the layer thickness having a desired emission peak wavelength of 850 nm or more and 1000 nm or less can be easily found.

第8圖係顯示將井層17之層厚固定於5 nm之In組成(X1)與發光波峰波長及其發光輸出之相關。在表3中顯示於第8圖所示之數據值。Fig. 8 shows the correlation between the In composition (X1) in which the layer thickness of the well layer 17 is fixed at 5 nm and the luminescence peak wavelength and its luminescence output. The data values shown in Fig. 8 are shown in Table 3.

若In組成(X1)增加為0.12、0.2、0.25、0.3、0.35時,發光波峰波長變長為870 nm、 920 nm、960 nm、985 nm、995 nm。更詳言之,隨著In組成(X1)從0.12增加至0.3,發光波峰波長約略單調地從870 nm增長至985nm。但是,即使將In組成(X1)從0.3增加至0.35,雖然從985 nm變長為995 nm,但向長波長之變化率則變小。When the composition of In (X1) is increased to 0.12, 0.2, 0.25, 0.3, and 0.35, the wavelength of the luminescence peak becomes 870 nm, 920 nm, 960 nm, 985 nm, and 995 nm. More specifically, as the In composition (X1) increases from 0.12 to 0.3, the luminescence peak wavelength increases approximately monotonically from 870 nm to 985 nm. However, even if the In composition (X1) is increased from 0.3 to 0.35, although the length is changed from 985 nm to 995 nm, the rate of change to the long wavelength becomes small.

另外,發光波峰波長係870 nm(X1=0.12)、920 nm(X1=0.2)、960 nm(X1=0.25)之情形,發光輸出係高達6.5 mW之值;即使985 nm(X1=0.3)之情形,實用上係具有充分高達5 mW之值;但是995 nm(X1=0.35)之情形,則低至2 mW之值。In addition, when the illuminating peak wavelength is 870 nm (X1 = 0.12), 920 nm (X1 = 0.2), and 960 nm (X1 = 0.25), the illuminating output is as high as 6.5 mW; even 985 nm (X1 = 0.3) In practice, it is practically up to a value of up to 5 mW; however, in the case of 995 nm (X1 = 0.35), it is as low as 2 mW.

基於第6圖至第8圖,井層17較佳為具有(InX1 Ga1-X1 )As(0X10.3)之組成。上述X1能夠成為所欲之發光波長的方式來調整。Based on Figures 6 through 8, the well layer 17 preferably has (In X1 G a1-X1 ) As (0 X1 The composition of 0.3). The above X1 can be adjusted in such a manner as to achieve the desired wavelength of light emission.

將發光波峰波長作成900 nm以上之情形,較佳為0X10.3;低於900 nm之情形,較佳為0X10.1。When the wavelength of the luminescence peak is made to be 900 nm or more, preferably 0 X1 0.3; below 900 nm, preferably 0 X1 0.1.

井層17之層厚適宜為3至20 nm之範圍。更佳為3至10 nm之範圍。The layer thickness of the well layer 17 is suitably in the range of 3 to 20 nm. More preferably in the range of 3 to 10 nm.

障壁層18係具有(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)之組成。上述X2較佳為作成能帶間隙較井層17為大之組成,更佳為0至0.2之範圍。另外,Y1係用以緩和起因於井層17之晶格不整合的歪斜,較佳為0.5至0.7,更佳為0.52至0.60之範圍。The barrier layer 18 has (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The composition. The above X2 is preferably formed to have a band gap larger than that of the well layer 17, and more preferably in the range of 0 to 0.2. Further, Y1 is used to alleviate the skew due to lattice unconformity of the well layer 17, preferably from 0.5 to 0.7, more preferably from 0.52 to 0.60.

障壁層18之層厚較佳為與井層17之層厚相等或較厚,藉此而能夠提高井層17之發光效率。The layer thickness of the barrier layer 18 is preferably equal to or thicker than the layer thickness of the well layer 17, whereby the luminous efficiency of the well layer 17 can be improved.

於第9圖中,於將井層17之層厚作成5 nm、In組成(X1)=0.2且障壁層之組成X2=0、Y1=0.55之時(亦即,(A101 Ga0.9 )055 In045 P),顯示井層及障壁層之成對數與發光輸出之相關。在表4中顯示於第9圖所示之數據值。將GaAs基板作為成長基板使用之情形。In Fig. 9, when the layer thickness of the well layer 17 is 5 nm, the In composition (X1) = 0.2, and the composition of the barrier layer X2 = 0, Y1 = 0.55 (i.e., (A1 01 Ga 0.9 ) 055 In 045 P), showing the correlation between the number of pairs of well layers and barrier layers and the luminescence output. The data values shown in Fig. 9 are shown in Table 4. A case where a GaAs substrate is used as a growth substrate.

尚且,為了顯示障壁層之效果,比較例係合併顯示將A10.3 Ga0.7 As用於障壁層之時。Yet, in order to show the effect of the barrier layer, Comparative Example display of consolidation of the barrier layer A1 0.3 Ga0 .7 As for.

將A10 .3 Ga0 .7 As用於障壁層的比較例之情形,成對數1至10對為止,發光輸出係具有高達6.5 mw以上之值,但相對於20對之情形則降低至5 mw;本發明之情形係直到成對數20對為止而維持約略6.5 mw以上之高值。如此方式,即使增多成對數也能夠維持高的發光輸出,此係起因於組成X2=0.1、Y1=0.55(亦即,(A10.1 Ga0.9 )0.55 In0.45 P)之障壁層緩和由組成式(Inx1 Ga1-x1 )As(0X11)所構成的井層對GaAs成長基板之歪斜(亦即,障壁層給予與井層逆向之格子歪斜)而抑制結晶性之降低。針對緩和歪斜之效果,進一步使用第10圖而加以說明。The A1 0. 3 Ga 0. 7 As for the case of Comparative Example barrier layer, logarithmically 1-10 pairs up, having two or more emission output based value of up to 6.5 mw, but with respect to the case of 20 pairs is reduced to 5 Mw; the present invention maintains a high value of about 6.5 mw or more up to a logarithmic number of 20 pairs. In this way, even if the number of pairs is increased, the high light-emitting output can be maintained, which is caused by the composition of the barrier layer of the composition X2 = 0.1 and Y1 = 0.55 (that is, (A1 0.1 Ga 0.9 ) 0.55 In 0.45 P). In x1 Ga 1-x1 )As(0 X1 1) The well layer formed by the skew of the GaAs grown substrate (that is, the barrier layer is skewed in the opposite direction to the well layer) suppresses the decrease in crystallinity. The effect of mitigating skew is further described using FIG.

第10圖係設定井層17之層厚為5 nm、In組成(X1)=0.2(發光波長920 nm)且障壁層之Al組成X2=0.1為5對之時,障壁層的Y1(亦即,(Al0.1 Ga0.9 )y In1-y P)與發光輸出之相關。在表5中顯示於第10圖所示之數據值。將GaAs基板作為成長基板使用之情形。Figure 10 shows the Y1 of the barrier layer when the layer thickness of the well layer 17 is 5 nm, the In composition (X1) = 0.2 (the emission wavelength is 920 nm), and the Al composition of the barrier layer is X2 = 0.1. , (Al 0.1 Ga 0.9 ) y In 1-y P) is related to the light output. The data values shown in Fig. 10 are shown in Table 5. A case where a GaAs substrate is used as a growth substrate.

為了顯示障壁層之效果,作為比較例之障壁層係與本發明相同,合併顯示將與成長基板相同材料之GaAs層(亦即,相對於成長基板無歪斜之情形)用於井層之時。In order to show the effect of the barrier layer, the barrier layer as a comparative example is the same as the present invention, and it is shown that the GaAs layer of the same material as the growth substrate (that is, the case where there is no skew with respect to the growth substrate) is used for the well layer.

本發明之情形係發光輸出之最大為7 mW,障壁層之Y1在0.52至0.60之範圍顯示約略7 mW。針對於此,得知將GaAs層用於井層的比較例之情形係發光輸出之最大為6.5 mW,顯示高輸出之範圍也較本發明之情形為狹窄。In the case of the present invention, the maximum luminous output is 7 mW, and the Y1 of the barrier layer shows approximately 7 mW in the range of 0.52 to 0.60. In view of this, it is known that the case where the GaAs layer is used for the well layer is a maximum of 6.5 mW of the light-emitting output, and the range indicating the high output is also narrower than the case of the present invention.

此結果係於本發明中,由於障壁層之逆向歪斜將緩和井層之歪斜而抑制結晶性降低,相對於發光輸出高且顯示高輸出之障壁層的組成範圍也廣,於比較例中,由於成為無歪斜之井層與具有歪斜之障壁層的組合,其結果,能夠理解結晶性將降低而使發光輸出特性降低。This result is in the present invention, since the reverse skew of the barrier layer will moderate the skew of the well layer and suppress the decrease in crystallinity, and the composition range of the barrier layer which is high in light emission output and exhibits high output is also wide, in the comparative example, When the combination of the well-free layer and the barrier layer having the skew is obtained, it is understood that the crystallinity is lowered and the light-emitting output characteristics are lowered.

於第11圖中,相對於順向電流與發光輸出之相關,顯示井層及障壁層的成對數之依存性。數據係設定井層17之層厚為5 nm、In組成(X1)=0.2且障壁層之組成X2=0.1、Y1=0.55(亦即,(Al0.1 Ga0.9 )0.55 In0.45 P),顯示成對數為3對及5對之情形,在表6中顯示於第11圖所示之數據值。In Figure 11, the dependence of the forward current on the luminescence output is shown in terms of the number of pairs of well layers and barrier layers. The data system sets the layer thickness of the well layer 17 to 5 nm, the In composition (X1) = 0.2, and the composition of the barrier layer X2 = 0.1, Y1 = 0.55 (that is, (Al 0.1 Ga 0.9 ) 0.55 In 0.45 P), which is shown as In the case where the logarithm is 3 pairs and 5 pairs, the data values shown in Fig. 11 are shown in Table 6.

順向電流直到30 mA為止,3對及5對中任一種皆與電流之增加成約略比例,且發光輸出增大。然而,於50 mA、100 mA之情形,就5對而言維持約略比例,且對於電流之增加,則發光輸出增大;但是就3對而言,其50 mA、100 mA各自與5對之情形作一比較,則發光輸出則分別降低2 mW、9 mW。The forward current is up to 30 mA, and any of the 3 pairs and 5 pairs is approximately proportional to the increase in current, and the luminous output is increased. However, at 50 mA, 100 mA, the approximate ratio is maintained for 5 pairs, and for the increase of current, the illuminating output is increased; but for 3 pairs, 50 mA, 100 mA and 5 pairs are respectively When the situation is compared, the luminous output is reduced by 2 mW and 9 mW, respectively.

因而,對於大電流/高輸出之發光二極體而言,得知5對者較3對者為適合。成對數越多者,係適合於大電流/高輸出者,係起因於組成X2=0.1、Y1=0.55(亦即,(Al0.1 Ga0.9 )0.55 In0.45 P)之障壁層對成長基板之由組成式(InX1 Ga1-X1 )As(0X11)所構成的井層歪斜為緩和而抑制結晶性之降低。Therefore, for a large current/high output light-emitting diode, it is known that five pairs are suitable for three pairs. The larger the number of pairs, the higher the current/high output, the more the barrier layer of the growth substrate is formed by the composition of X2=0.1, Y1=0.55 (ie, (Al 0.1 Ga 0.9 ) 0.55 In 0.45 P). Composition (In X1 Ga 1-X1 ) As (0 X1 1) The well layer skew formed is moderated and the decrease in crystallinity is suppressed.

於井層17與障壁層18之多層構造中,雖然交替積層井層17與障壁層18的成對數並未予以特別限定,若根據第9圖,較佳為1對以上且20對以下。亦即,於活性層11中較佳為含有1至20層。於此,若根據第9圖,就作為活性層11之發光效率為適合範圍而言,係井層17以一層為充分;但根據第10圖,尤其在高電流條件下之發光效率提高之觀點,特佳為複數層。另外,由於在井層17及障壁層18之間存在晶格不整,若作成許多對時,則由於發生結晶缺陷,發光效率將降低。因此,較佳為2則0對以下,更佳為10對以下。In the multilayer structure of the well layer 17 and the barrier layer 18, the number of pairs of the alternate buildup well layer 17 and the barrier layer 18 is not particularly limited, and according to Fig. 9, it is preferably one pair or more and 20 pairs or less. That is, it is preferable to contain 1 to 20 layers in the active layer 11. Here, according to Fig. 9, the well layer 17 is sufficient as the luminous efficiency of the active layer 11 as a suitable range; however, according to Fig. 10, the luminous efficiency is improved especially under high current conditions. , especially good for multiple layers. Further, since there is a lattice irregularity between the well layer 17 and the barrier layer 18, if a plurality of pairs are formed, the luminous efficiency is lowered due to the occurrence of crystal defects. Therefore, it is preferably 2 or less, more preferably 10 or less.

如第4圖所示,下部引導層10與上部引導層12係分別設置於活性層11之下面及上面。具體而言,在活性層11之下面設置下部引導層10,在活性層11上面設置上部引導層12。As shown in Fig. 4, the lower guiding layer 10 and the upper guiding layer 12 are respectively disposed on the lower surface and the upper surface of the active layer 11. Specifically, a lower guiding layer 10 is provided below the active layer 11, and an upper guiding layer 12 is provided on the upper surface of the active layer 11.

下部引導層10及上部引導層12係具有(AlX3 Ga1-X3 )Y2 In1-Y2 P(0X31、0<Y21)之組成。上述X3較佳為作成障壁層18與能帶間隙相等或是變得較障壁層18為大的組成,更佳作成0.2至0.5之範圍。另外,Y2較佳作成0.4至0.6。The lower guiding layer 10 and the upper guiding layer 12 have (Al X3 Ga 1-X3 ) Y2 In 1-Y2 P(0 X3 1, 0 < Y2 1) The composition. The above X3 preferably has a composition in which the barrier layer 18 is equal to the energy band gap or becomes larger than the barrier layer 18, and more preferably in the range of 0.2 to 0.5. Further, Y2 is preferably made to be 0.4 to 0.6.

X3係選自於作為包覆層之機能且對發光波長為透明之範圍,Y2係選自於包覆層為厚膜且重視與基板之晶格整合而形成良質結晶成長之範圍。X3 is selected from a function as a coating layer and is transparent to an emission wavelength, and Y2 is selected from a range in which a coating layer is a thick film and a crystal lattice is integrated with a substrate to form a favorable crystal growth.

下部引導層10及上部引導層12係分別設置用以減低 下部包覆層9及上部包覆層13與活性層11之間的不純物之傳遞。亦即,於本發明中,在下部包覆層9及上部包覆層13內高濃度地摻雜不純物,對此不純物之活性層11的擴散係成為發光二極體之性能降低的原因。為了有效減低此不純物之擴散,下部引導層10及上部引導層12之層厚較佳為10nm以上,更佳為20nm至100nm。The lower guiding layer 10 and the upper guiding layer 12 are respectively arranged to reduce The transfer of impurities between the lower cladding layer 9 and the upper cladding layer 13 and the active layer 11. That is, in the present invention, impurities are doped at a high concentration in the lower cladding layer 9 and the upper cladding layer 13, and the diffusion of the active layer 11 of the impurity is a cause of deterioration in performance of the light-emitting diode. In order to effectively reduce the diffusion of the impurities, the layer thickness of the lower guiding layer 10 and the upper guiding layer 12 is preferably 10 nm or more, more preferably 20 nm to 100 nm.

下部引導層10及上部引導層12之傳導型並未予以特別限定,能夠選擇未摻雜、p型及n型中任一種。為了提高發光效率,期望作成結晶性為良好之未摻雜或低於3×1017 cm-3 之載子濃度。The conductivity type of the lower guiding layer 10 and the upper guiding layer 12 is not particularly limited, and any of undoped, p-type, and n-type can be selected. In order to improve the luminous efficiency, it is desirable to form a carrier concentration which is excellent in undoped or lower than 3 × 10 17 cm -3 .

如第4圖所示,下部包覆層9及上部包覆層13係分別設置於下部引導層10之下面及上部引導層12之上面。As shown in Fig. 4, the lower cladding layer 9 and the upper cladding layer 13 are respectively disposed on the lower surface of the lower guiding layer 10 and the upper surface of the upper guiding layer 12.

就下部包覆層9及上部包覆層13之材質而言,係使用(AlX4 Ga1-X4 )Y3 In1-Y3 P(0X41、0<Y31)之半導體材料,較佳為較緩衝層15之能帶間隙為大的材質,更佳為較下部引導層10及上部引導層12之能帶間隙為大的材質。上述材質較佳為具有(AlX4 Ga1-X4 )Y3 In1-Y3 P(0X41、0<Y31)之X4為0.3至0.7之組成。又,Y3較佳為0.4~0.6。X4係選自於作為包覆層之機能且對發光波長為透明之範圍,從包覆層為厚膜且從與基板之晶格整合之觀點,Y3係選自形成良質結晶成長之範圍。For the materials of the lower cladding layer 9 and the upper cladding layer 13, (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P (0) is used. X4 1, 0 < Y3 The semiconductor material of 1) is preferably a material having a larger gap than the buffer layer 15, and more preferably a material having a larger gap than the lower guiding layer 10 and the upper guiding layer 12. The above material preferably has (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P(0 X4 1, 0 < Y3 1) X4 is a composition of 0.3 to 0.7. Further, Y3 is preferably 0.4 to 0.6. X4 is selected from a function as a coating layer and is transparent to an emission wavelength. From the viewpoint that the coating layer is a thick film and is integrated with the crystal lattice of the substrate, Y3 is selected from the range in which the crystal growth is formed.

下部包覆層9及上部包覆層13係使極性成為不同的方式來構成。另外,下部包覆層9及上部包覆層13之載子濃度及厚度能夠使用習知之合適範圍,較佳為使活性層11之發光效率提高的方式來將條件予以最適化。另外,藉由控制下部包覆層9及上部包覆層13之組成,能夠使化合物半導體層2之彎曲減低。The lower cladding layer 9 and the upper cladding layer 13 are configured to have different polarities. Further, the carrier concentration and thickness of the lower cladding layer 9 and the upper cladding layer 13 can be appropriately determined by using a suitable range, and it is preferable to optimize the conditions for improving the luminous efficiency of the active layer 11. Further, by controlling the composition of the lower cladding layer 9 and the upper cladding layer 13, the bending of the compound semiconductor layer 2 can be reduced.

具體而言,期望下部包覆層9係使用例如由摻雜Mg之p型的(AlX4a Ga1-X4a )Ya In1-Ya P(0.3X4a0.7、0.4Y3a0.6)所構成的半導體材料。另外,載子濃度較佳為2×1017 至2×1018 cm-3 之範圍,層厚較佳為0.1至1 μm之範圍。Specifically, it is desirable that the lower cladding layer 9 is made of, for example, Mg-doped p-type (Al X4a Ga 1-X4a ) Ya In 1-Ya P (0.3 X4a 0.7, 0.4 Y3a 0.6) The semiconductor material formed. Further, the carrier concentration is preferably in the range of 2 × 10 17 to 2 × 10 18 cm -3 , and the layer thickness is preferably in the range of 0.1 to 1 μm.

另一方面,期望上部包覆層13係使用例如由摻雜Si之n型的(AlX4b Ga1-X4b )Yb In1-Yb P(0.3X4b0.7、0.4Y3b0.6)所構成的半導體材料。另外,載子濃度較佳為1×1017 至1×1018 cm-3 之範圍,層厚較佳為0.1至1 μm之範圍。On the other hand, it is desirable that the upper cladding layer 13 is made of, for example, an n-type (Al X4b Ga 1-X4b ) Yb In 1-Yb P (0.3) doped with Si. X4b 0.7, 0.4 Y3b 0.6) The semiconductor material formed. Further, the carrier concentration is preferably in the range of 1 × 10 17 to 1 × 10 18 cm -3 , and the layer thickness is preferably in the range of 0.1 to 1 μm.

再者,下部包覆層9及上部包覆層13之極性,係能夠考量化合物半導體層2之元件構造而選擇。Further, the polarities of the lower cladding layer 9 and the upper cladding layer 13 can be selected in consideration of the element structure of the compound semiconductor layer 2.

另外,在發光部7之構造層的上方,能夠設置用以降低歐姆(Ohmic)電極之接觸電阻的接觸層、用以使元件驅動電流平面地擴散於發光部全般的電流擴散層、相反地用以限制元件驅動電流所流通的區域之電流阻止層或電流狹窄層等習知之層構造。Further, above the structural layer of the light-emitting portion 7, a contact layer for reducing the contact resistance of the Ohmic electrode, a current diffusion layer for diffusing the element drive current planarly to the entire light-emitting portion, and the like may be provided. A conventional layer structure such as a current blocking layer or a current confinement layer in a region where the element drive current is limited.

如第4圖所示,電流擴散層8係設置於發光部7之下方。此電流擴散層8能夠採用對來自發光部7(活性層11)之發光波長為透明之材料,例如GaP或GaInP。As shown in FIG. 4, the current diffusion layer 8 is provided below the light-emitting portion 7. The current diffusion layer 8 can be made of a material transparent to the light-emitting wavelength from the light-emitting portion 7 (active layer 11), such as GaP or GaInP.

將GaP應用於電流擴散層8之情形,藉由將機能性基板3作為GaP基板,具有容易進行接合且能夠獲得高的接合強度之效果。In the case where GaP is applied to the current diffusion layer 8, by using the functional substrate 3 as a GaP substrate, it is easy to perform bonding and high joint strength can be obtained.

另外,將GaInP應用於電流擴散層8之情形,藉由改變Ga與In之比例,設定晶格常數相同於積層電流擴散層8的井層17之材料的InGaAs,具有能夠與井層17晶格整合之效果。因而,較佳為使晶格常數成為相同於從所欲之發光波長所選出的InGaAs之組成比的方式來選擇GaInP之組成比。Further, in the case where GaInP is applied to the current diffusion layer 8, the InGaAs having the same lattice constant as that of the well layer 17 of the laminated current diffusion layer 8 is set by changing the ratio of Ga to In, and is capable of being latticed with the well layer 17 The effect of integration. Therefore, it is preferable to select the composition ratio of GaInP such that the lattice constant becomes the same as the composition ratio of InGaAs selected from the desired light emission wavelength.

另外,電流擴散層8之厚度較佳為0.5至20 μm之範圍。若為0.5 μm以下時,則電流擴散為不充分;若為20 μm以上時,則因為了使結晶成長直到其厚度為止之成本將增大。Further, the thickness of the current diffusion layer 8 is preferably in the range of 0.5 to 20 μm. When it is 0.5 μm or less, current spreading is insufficient, and when it is 20 μm or more, the cost of growing crystals until the thickness thereof increases.

機能性基板3係接合於化合物半導體層2之主要的光取出面與相反側之面。亦即,如第4圖所示,機能性基板3係接合於構成化合物半導體層2之電流擴散層8側。此機能性基板3係對於機械性支撐發光部7具有充分之強度,且由能帶間隙寬、對來自發光部7之發光波長為光學透明之材料所構成。The functional substrate 3 is bonded to the main light extraction surface of the compound semiconductor layer 2 and the surface on the opposite side. That is, as shown in FIG. 4, the functional substrate 3 is bonded to the side of the current diffusion layer 8 constituting the compound semiconductor layer 2. This functional substrate 3 has sufficient strength for the mechanically supported light-emitting portion 7, and is made of a material having a wide band gap and optically transparent to the light-emitting wavelength from the light-emitting portion 7.

機能性基板3係與發光部之熱膨脹係數接近而具有優異的耐濕性之基板,再者,較佳為由導熱佳的GaP、GaInP、SiC或機械強度強的藍寶石所構成。另外,機能性基板3係為了以機械性充分強度支撐發光部7,較佳為作成例如約50 μm以上之厚度。另外,為了於接合至化合物半導體層2之後容易實施對機能性基板3之機械性加工,較佳為作成不超過約300 μm之厚度。從厚度具有約50 μm以上且約300 μm以下的透明度、應力、成本面之觀點,機能性基板3最適為由n型GaP基板所構成。The functional substrate 3 is a substrate having a thermal expansion coefficient close to that of the light-emitting portion and having excellent moisture resistance. Further, it is preferably composed of GaP, GaInP, SiC or sapphire having high mechanical strength. Further, in order to support the light-emitting portion 7 with sufficient mechanical strength, the functional substrate 3 is preferably formed to have a thickness of, for example, about 50 μm or more. Further, in order to facilitate the mechanical processing of the functional substrate 3 after bonding to the compound semiconductor layer 2, it is preferable to form a thickness of not more than about 300 μm. The functional substrate 3 is preferably composed of an n-type GaP substrate from the viewpoints of transparency, stress, and cost of a thickness of about 50 μm or more and about 300 μm or less.

另外,如第4圖所示,機能性基板3之側面係在接近化合物半導體層2之側且相對於主要的光取出面設定約略垂直的垂直面3a;在遠離化合物半導體層2之側且相對於主要的光取出面設定傾斜於內側之傾斜面3b。藉此,能夠效率佳地將從活性層11向機能性基板3側所放射的光向外部取出。另外,從活性層11向機能性基板3側所放射的光之中,一部分係在垂直面3a被反射且能夠在傾斜面3b取出。另一方面,在傾斜面3b所反射的光能夠在垂直面3a取出。如此方式,藉由垂直面3a與傾斜面3b之相乘效果,能夠提高光之取出效率。Further, as shown in Fig. 4, the side surface of the functional substrate 3 is on the side close to the compound semiconductor layer 2 and is set to be approximately perpendicular to the vertical plane 3a with respect to the main light extraction surface; on the side away from the compound semiconductor layer 2 and opposite The inclined surface 3b inclined to the inner side is set on the main light extraction surface. Thereby, the light radiated from the active layer 11 to the side of the functional substrate 3 can be efficiently taken out to the outside. Further, part of the light emitted from the active layer 11 toward the functional substrate 3 side is reflected on the vertical surface 3a and can be taken out on the inclined surface 3b. On the other hand, the light reflected by the inclined surface 3b can be taken out on the vertical surface 3a. In this manner, the efficiency of light extraction can be improved by the multiplication effect of the vertical surface 3a and the inclined surface 3b.

另外,如第4圖所示,於本實施形態中,較佳為將傾斜面3b與平行於發光面之面所成之角度α作成55度至80度之範圍內。藉由作成如此之範圍,能夠效率佳地將在機能性基板3之底部所反射的光向外部取出。Further, as shown in Fig. 4, in the present embodiment, it is preferable that the angle α formed by the inclined surface 3b and the surface parallel to the light-emitting surface is in the range of 55 to 80 degrees. By making such a range, it is possible to efficiently take out the light reflected at the bottom of the functional substrate 3 to the outside.

另外,較佳為將垂直面3a之寬度(厚度方向)作成30 μm至100 μm之範圍內。藉由將垂直面3a之寬度作成上述範圍內,能夠在垂直面3a而將在機能性基板3之底部所反射的光效率佳地回到發光面,進一步能夠從主要的光取出面使其放射。因此,能夠提高發光二極體1之發光效率。Further, it is preferable to set the width (thickness direction) of the vertical surface 3a in the range of 30 μm to 100 μm. By making the width of the vertical surface 3a within the above range, the light reflected at the bottom of the functional substrate 3 can be efficiently returned to the light-emitting surface on the vertical surface 3a, and the light can be radiated from the main light extraction surface. . Therefore, the luminous efficiency of the light-emitting diode 1 can be improved.

另外,機能性基板3之傾斜面3b較佳為予以粗面化。藉由粗面化傾斜面3b,可以獲得提高在此傾斜面3b之光取出效率的效果。亦即,藉由粗面化傾斜面3b而能夠抑制在傾斜面3b之全反射,提高光取出效率。Further, it is preferable that the inclined surface 3b of the functional substrate 3 is roughened. By roughening the inclined surface 3b, it is possible to obtain an effect of improving the light extraction efficiency of the inclined surface 3b. In other words, by roughening the inclined surface 3b, total reflection on the inclined surface 3b can be suppressed, and the light extraction efficiency can be improved.

另外,機能性基板3能夠對於發光波長具有90%以上之反射率,且具備對向於該發光部所配置的反射層(未以圖示)。於此構造中,能夠從主要的光取出面而效率佳地取出光。Further, the functional substrate 3 has a reflectance of 90% or more with respect to the light-emitting wavelength, and has a reflective layer (not shown) disposed opposite to the light-emitting portion. In this configuration, it is possible to extract light efficiently from the main light extraction surface.

反射層係藉由例如銀(Ag)、鋁(Al)、金(Au)或此等之合金等所構成。此等之材料係光反射率高且使從反射層23之光反射率成為90%以上。The reflective layer is composed of, for example, silver (Ag), aluminum (Al), gold (Au), or the like. These materials have a high light reflectance and a light reflectance from the reflective layer 23 of 90% or more.

機能性基板3能夠使用在此反射層上利用AuIn、AuGe、Ausn等之共晶金屬而接合於與發光部熱膨脹係數接近之矽、鍺等之廉價基板的組合。尤其,AuIn係接合溫度低、熱膨脹係數與發光部具有差異,接合最廉價之矽基板(矽層)係最適的組合。The functional substrate 3 can be bonded to an inexpensive substrate such as ruthenium or iridium which is close to the thermal expansion coefficient of the light-emitting portion by using a eutectic metal such as AuIn, AuGe or Ausn on the reflective layer. In particular, the AuIn-based bonding temperature is low, the thermal expansion coefficient is different from that of the light-emitting portion, and the most inexpensive bonding of the germanium substrate (germanium layer) is the optimum combination.

從品質安定性之觀點,也期望機能性基板3係使電流擴散層、反射金屬及共晶金屬不相互擴散之例如Ti、w、Pt等之高熔點金屬或是插入ITO等之透明導電氧化物。From the viewpoint of quality stability, it is also desired that the functional substrate 3 is a high-melting-point metal such as Ti, w, Pt or the like in which the current diffusion layer, the reflective metal, and the eutectic metal are not mutually diffused, or a transparent conductive oxide in which ITO or the like is inserted. .

化合物半導體層2與機能性基板3之接合界面係具有作為高電阻層之情形。亦即,於化合物半導體層2與機能性基板3之間,具有設置省略圖示的高電阻層之情形。此高電阻層係顯示較機能性基板3為高的電阻值,設置高電阻層之情形下,具有減低從化合物半導體層2之電流擴散層8側向機能性基板3側的逆向電流之機能。另外,對於從機能性基板3側向電流擴散層8側,不經意地外加逆向電壓而構成發揮耐電壓性之接合構造,其降服電壓較佳為較pn接合型發光部7之逆向電壓為低值的方式來構成。The bonding interface between the compound semiconductor layer 2 and the functional substrate 3 has a high resistance layer. In other words, a high resistance layer (not shown) is provided between the compound semiconductor layer 2 and the functional substrate 3. This high-resistance layer exhibits a high resistance value compared to the functional substrate 3, and in the case where a high-resistance layer is provided, it has a function of reducing the reverse current from the side of the current diffusion layer 8 of the compound semiconductor layer 2 toward the functional substrate 3. In addition, a junction structure that exhibits withstand voltage is inadvertently applied to the current diffusion layer 8 side from the side of the functional substrate 3, and the falling voltage is preferably lower than the reverse voltage of the pn junction type light-emitting portion 7. The way to make it up.

n型歐姆電極(第1電極)4及p型歐姆電極(第2電極)5係在發光二極體1之主要的光取出面所設置的低電阻膜之歐姆電極。於此,n型歐姆電極4係設置於上部引導層11之上方,例如,能夠使用由AuGe、Ni合金/Au所構成的合金。另一方面,如第4圖所示,p型歐姆電極5係能夠在使其露出的電流擴散層8之表面使用AuBe/Au、或AuZn/Au所構成的合金。The n-type ohmic electrode (first electrode) 4 and the p-type ohmic electrode (second electrode) 5 are ohmic electrodes of a low-resistance film provided on the main light extraction surface of the light-emitting diode 1. Here, the n-type ohmic electrode 4 is provided above the upper guiding layer 11, and for example, an alloy composed of AuGe or Ni alloy/Au can be used. On the other hand, as shown in FIG. 4, the p-type ohmic electrode 5 can use an alloy composed of AuBe/Au or AuZn/Au on the surface of the current diffusion layer 8 which is exposed.

於此,於本實施形態之發光二極體1中,較佳為將作為第2電極之p型歐姆電極5形成於電流擴散層8上。藉由作成如此之構造,可以獲得降低動作電壓之效果。另外,藉由在由p型GaP所構成的電流擴散層8上形成p型歐姆電極5,為了可獲得良好之歐姆接觸,能夠降低動作電壓。Here, in the light-emitting diode 1 of the present embodiment, it is preferable that the p-type ohmic electrode 5 as the second electrode is formed on the current diffusion layer 8. By constructing such a structure, the effect of lowering the operating voltage can be obtained. Further, by forming the p-type ohmic electrode 5 on the current diffusion layer 8 composed of p-type GaP, in order to obtain a good ohmic contact, the operating voltage can be lowered.

再者,於本實施形態中,較佳為將第1電極之極性作成n型且將第2電極之極性作成p型。藉由作成如此之構造,能夠達成發光二極體1之高亮度化。另一方面,若將第1電極作成p型時,則電流擴散將變差,而導致亮度之降低。針對於此,藉由將第1電極作成n型,電流擴散將變得良好,能夠達成發光二極體1之高亮度化。Further, in the present embodiment, it is preferable that the polarity of the first electrode is made n-type and the polarity of the second electrode is made p-type. With such a configuration, it is possible to achieve high luminance of the light-emitting diode 1. On the other hand, when the first electrode is formed into a p-type, current spreading is deteriorated, resulting in a decrease in luminance. On the other hand, by forming the first electrode into an n-type, current spreading is improved, and the luminance of the light-emitting diode 1 can be increased.

如第3圖所示,於本實施形態之發光二極體1中,較佳為使n型歐姆電極4與p型歐姆電極5成為對角位置的方式來配置。另外,最好為作成利用化合物半導體層2而包圍p型歐姆電極5之周圍的構造。藉由作成如此之構造,可以獲得降低動作電壓之效果。另外,藉由利用n型歐姆電極4包圍p型歐姆電極5之四周而使電流變得容易流向四周,其結果為動作電壓將降低。As shown in FIG. 3, in the light-emitting diode 1 of the present embodiment, it is preferable that the n-type ohmic electrode 4 and the p-type ohmic electrode 5 are disposed at diagonal positions. Further, it is preferable to form a structure in which the periphery of the p-type ohmic electrode 5 is surrounded by the compound semiconductor layer 2. By constructing such a structure, the effect of lowering the operating voltage can be obtained. Further, by surrounding the periphery of the p-type ohmic electrode 5 by the n-type ohmic electrode 4, the current easily flows to the periphery, and as a result, the operating voltage is lowered.

另外,於本實施形態之發光二極體1中,如第3圖所示,較佳為將n型歐姆電極4作成蜂窩、晶格狀等之網目。藉由作成如此之構造,可以獲得使信賴性提高之效果。另外,藉由作成晶格狀而能夠將電流均勻地注入活性層11中,其結果為可以獲得使信賴性提高之效果。Further, in the light-emitting diode 1 of the present embodiment, as shown in FIG. 3, it is preferable that the n-type ohmic electrode 4 is formed into a honeycomb or a lattice shape. By constructing such a structure, an effect of improving reliability can be obtained. Further, by forming a lattice shape, a current can be uniformly injected into the active layer 11, and as a result, an effect of improving reliability can be obtained.

再者,於本實施形態之發光二極體1中,較佳為利用墊狀的電極(墊電極)與寬度10μm以下之線狀的電極(線狀電極)而構成。藉由作成如此之構造,能夠謀求高亮度化。再者,藉由窄化線狀電極之寬度而能夠提高光取出面之開口面積,故能夠達成高亮度化。Further, in the light-emitting diode 1 of the present embodiment, it is preferable to use a pad-shaped electrode (pad electrode) and a linear electrode (linear electrode) having a width of 10 μm or less. By having such a structure, it is possible to achieve high luminance. Further, by narrowing the width of the linear electrode, the opening area of the light extraction surface can be increased, so that high luminance can be achieved.

第3電極係藉由形成於機能性基板之背面且在透明基板上作成反射至基板側之構造而能夠進一步地高輸出化。反射金屬材料能夠使用Au、Ag、Al等之材料。The third electrode can be further increased in output by being formed on the back surface of the functional substrate and reflecting on the transparent substrate to the substrate side. As the reflective metal material, materials such as Au, Ag, and Al can be used.

另外,藉由使電極表面側作成例如AuSn等之共晶金屬、錫焊材料,於晶粒結合步驟,變得簡化而無使用漿體之必要。進一步藉由利用金屬進行連接,而使導熱變佳且提高發光二極體之放熱特性。Further, by forming the electrode surface side as a eutectic metal such as AuSn or a solder material, the grain bonding step is simplified and it is not necessary to use a slurry. Further, by using a metal to be connected, heat conduction is improved and the heat radiation characteristics of the light-emitting diode are improved.

<發光二極體之製造方法><Method of Manufacturing Light Emitting Diode>

接著,針對本實施形態之發光二極體1之製造方法而加以說明。第12圖係用於本實施形態之發光二極體1之磊晶晶圓的剖面圖。另外,第13圖係用於本實施形態之發光二極體1之接合晶圓的剖面圖。Next, a method of manufacturing the light-emitting diode 1 of the present embodiment will be described. Fig. 12 is a cross-sectional view showing an epitaxial wafer used in the light-emitting diode 1 of the present embodiment. Further, Fig. 13 is a cross-sectional view showing a bonded wafer used in the light-emitting diode 1 of the present embodiment.

(化合物半導體之形成步驟)(Step of forming a compound semiconductor)

首先,製作顯示於第12圖之化合物半導體層2。化合物半導體層2係在GaAs基板14上,依序積層由GaAs所構成的緩衝層15、用以利用於選擇性蝕刻所設置的蝕刻停止層(省略圖示)、摻雜Si的n型之接觸層16、n型之上部包覆層13、上部引導層12、活性層11、下部引導層10、p型之下部包覆層9、由摻雜Mg的p型GaP所構成的電流擴散層8而製得。First, the compound semiconductor layer 2 shown in Fig. 12 was produced. The compound semiconductor layer 2 is formed on the GaAs substrate 14 by sequentially laminating a buffer layer 15 made of GaAs, an etch stop layer (not shown) provided for selective etching, and an n-type contact doped with Si. Layer 16, n-type upper cladding layer 13, upper guiding layer 12, active layer 11, lower guiding layer 10, p-type lower cladding layer 9, current diffusion layer 8 composed of Mg-doped p-type GaP And made.

GaAs基板14能夠使用利用習知之製法所製得的單晶基板市售品。期望GaAs基板14之使其磊晶成長的表面係平滑。從品質安定性之觀點,期望為GaAs基板14之表面的面方位係容易地進行磊晶成長,所量產的(100)面及偏移(100)±20°以內之基板。再者,GaAs基板14的面方位之範圍,更佳為從(100)方向朝(0-1-1)方向15°偏移±5°。As the GaAs substrate 14, a commercially available single crystal substrate obtained by a conventional production method can be used. It is desirable that the surface of the GaAs substrate 14 to be epitaxially grown is smooth. From the viewpoint of quality stability, it is desirable that the surface orientation of the surface of the GaAs substrate 14 is easily epitaxially grown, and the (100) plane and the substrate having an offset of (100) ± 20° are produced. Further, the range of the plane orientation of the GaAs substrate 14 is more preferably ±5° from the (100) direction by 15° in the (0-1-1) direction.

尚且,於本發明專利說明書中,於米勒(Miller)指數之標示中,”-”係意指附加於其隨後的指數之橫線。Moreover, in the specification of the present invention, in the indication of the Miller Index, "-" means a horizontal line attached to its subsequent index.

期望GaAs基板14之重排密度,係用以使化合物半導體層2之結晶性變佳而越低越好。具體而言,例如適合為10,000個cm-2 以下,期望更佳為1,000個cm-2 以下。It is desirable that the rearrangement density of the GaAs substrate 14 is such that the crystallinity of the compound semiconductor layer 2 is improved and the lower the better. Specifically, for example, it is suitably 10,000 cm -2 or less, and more desirably 1,000 cm -2 or less.

GaAs基板14可以為n型也可以為p型。GaAs基板14之載子濃度能夠從所欲之導電性與元件構造而適當選擇。例如,GaAs基板14為摻雜矽的n型之情形下,載子濃度較佳為1×1017 至5×1018 cm-3 之範圍。針對於此,將鋅摻雜於GaAs基板14的p型之情形下,載子濃度較佳為2×1018 至5×1019 cm-3 之範圍。The GaAs substrate 14 may be either n-type or p-type. The carrier concentration of the GaAs substrate 14 can be appropriately selected from the desired conductivity and device structure. For example, in the case where the GaAs substrate 14 is an n-type doped with germanium, the carrier concentration is preferably in the range of 1 × 10 17 to 5 × 10 18 cm -3 . To this end, in the case where zinc is doped to the p-type of the GaAs substrate 14, the carrier concentration is preferably in the range of 2 × 10 18 to 5 × 10 19 cm -3 .

GaAs基板14之厚度係按照基板之尺寸而具有適當之範圍。若GaAs基板14之厚度較適當之範圍為薄時,將有於化合物半導體層2之製程中裂開的憂慮。另一方面,GaAs基板14之厚度較適當之範圍為厚時,材料成本將變得增加。因此,GaAs基板14之基板尺寸為大之情形,例如,直徑75 mm之情形下,為了防止操作時之裂開,期望為250至500 μm之厚度。同樣地,直徑50 mm之情形,期望為200至400 μm之厚度;直徑100 mm之情形,期望為350至600 μm之厚度。The thickness of the GaAs substrate 14 has an appropriate range in accordance with the size of the substrate. If the thickness of the GaAs substrate 14 is thinner than the appropriate range, there is a fear of cracking in the process of the compound semiconductor layer 2. On the other hand, when the thickness of the GaAs substrate 14 is thicker than the appropriate range, the material cost will increase. Therefore, in the case where the substrate size of the GaAs substrate 14 is large, for example, in the case of a diameter of 75 mm, in order to prevent cracking during operation, a thickness of 250 to 500 μm is desirable. Similarly, in the case of a diameter of 50 mm, a thickness of 200 to 400 μm is desired; in the case of a diameter of 100 mm, a thickness of 350 to 600 μm is desired.

如此方式,藉由按照GaAs基板14之基板尺寸而增厚基板之厚度,能夠減低起因於發光部7之化合物半導體層2的彎曲。藉此,為了使磊晶成長中之溫度分布成為均勻而能夠減小活性層11之面內的波長分布。再者,GaAs基板14之形狀並未特別限定為圓形,即使為矩形等也無問題。In this manner, by thickening the thickness of the substrate in accordance with the substrate size of the GaAs substrate 14, the bending of the compound semiconductor layer 2 due to the light-emitting portion 7 can be reduced. Thereby, the wavelength distribution in the plane of the active layer 11 can be made small in order to make the temperature distribution in epitaxial growth uniform. Further, the shape of the GaAs substrate 14 is not particularly limited to a circular shape, and there is no problem even if it is a rectangle or the like.

緩衝層(buffer)15係用以減低GaAs基板14與發光部7之構造層缺陷的傳遞。因此,若選擇基板之品質或磊晶成長條件,緩衝層15則不一定為必要。另外,緩衝層15之材質較佳為作成與使其磊晶成長之基板相同的材質。因而,於本實施形態中,緩衝層15較佳為與GaAs基板14同樣地使用GaAs。另外,於緩衝層15中,用以減低缺陷的傳遞,也能夠使用與GaAs基板14不同材質所構成的多層膜。緩衝層15之厚度較佳為作成0.1 μm以上,更佳為作成0.2 μm以上。A buffer 15 is used to reduce the transmission of structural layer defects of the GaAs substrate 14 and the light-emitting portion 7. Therefore, if the quality of the substrate or the epitaxial growth conditions are selected, the buffer layer 15 is not necessarily required. Further, the material of the buffer layer 15 is preferably made of the same material as the substrate on which the epitaxial growth is performed. Therefore, in the present embodiment, it is preferable that the buffer layer 15 is made of GaAs similarly to the GaAs substrate 14. Further, in the buffer layer 15, a multilayer film made of a material different from that of the GaAs substrate 14 can be used to reduce the transmission of defects. The thickness of the buffer layer 15 is preferably 0.1 μm or more, and more preferably 0.2 μm or more.

接觸層16(於第4圖中省略)係為了使其與電極之接觸電阻降低所設置。接觸層16之材質較佳為能帶間隙較活性層11為大的材質,能夠適合使用AlX Ga1-X As、(AlX Ga1-X )Y In1-Y P(0X1、0<Y11)。另外,接觸層16之載子濃度的下限值係用以使得與電極之接觸電阻降低,較佳為5×1017 cm-3 以上,更佳為1×1018 cm-3 以上。載子濃度的上限值期望為容易引起結晶性降低之2×1019 cm-3 以下。接觸層16之厚度較佳為0.5 μm以上,最適為1 μm以上。雖然接觸層16之厚度的上限值並未特別限定,但為了使關於磊晶成長之成本成為適當範圍,期望為作成5 μm以下。The contact layer 16 (omitted in FIG. 4) is provided in order to reduce the contact resistance with the electrodes. The material of the contact layer 16 is preferably a material having a larger band gap than the active layer 11, and can be suitably used for Al X Ga 1-X As, (Al X Ga 1-X ) Y In 1-Y P (0). X 1, 0 < Y1 1). Further, the lower limit of the carrier concentration of the contact layer 16 is to lower the contact resistance with the electrode, and is preferably 5 × 10 17 cm -3 or more, more preferably 1 × 10 18 cm -3 or more. The upper limit of the carrier concentration is desirably 2 × 10 19 cm -3 or less which is liable to cause a decrease in crystallinity. The thickness of the contact layer 16 is preferably 0.5 μm or more, and most preferably 1 μm or more. Although the upper limit of the thickness of the contact layer 16 is not particularly limited, it is desirably 5 μm or less in order to make the cost of epitaxial growth into an appropriate range.

於本實施形態中,能夠採用分子線磊晶法(MBE法)或減壓有機金屬化學氣相沉積法(MOCVD法)等習知之成長方法。其中,最為期望採用具有優異的量產性之MOCVD法。具體而言,使用於化合物半導體層2之磊晶成長的GaAs基板14係期望於成長前實施洗淨步驟或熱處理等之前處理而去除表面之污染或自然氧化膜。構成上述化合物半導體層2之各層能夠將直徑50至150 mm之GaAs基板14安裝於MOCVD裝置內,同時使其磊晶成長而積層。另外,MOCVD裝置能夠採用自公轉型、高速旋轉型等之市售的大型裝置。In the present embodiment, a conventional growth method such as a molecular line epitaxy method (MBE method) or a reduced pressure metalorganic chemical vapor deposition method (MOCVD method) can be employed. Among them, the MOCVD method having excellent mass productivity is most desirable. Specifically, the GaAs substrate 14 used for the epitaxial growth of the compound semiconductor layer 2 is desirably subjected to a pretreatment such as a cleaning step or a heat treatment before the growth to remove the surface contamination or the natural oxide film. Each of the layers constituting the compound semiconductor layer 2 can be mounted in an MOCVD apparatus with a GaAs substrate 14 having a diameter of 50 to 150 mm, and is epitaxially grown to be laminated. Further, the MOCVD apparatus can be a commercially available large-scale apparatus such as a self-propelled transformation or a high-speed rotation type.

於磊晶成長上述化合物半導體層2的各層之際,III族構成元素之原料能夠使用例如三甲基鋁((CH3 )3 Al)、三甲基鎵((CH3 )3 Ga)及三甲基銦((CH3 )3 In)。另外,Mg之摻雜原料能夠使用例如雙環戊二烯基鎂(bis-(C5 H5 )2 Mg)等。另外,Si之摻雜原料能夠使用例如二矽烷(Si2 H6 )等。When the epitaxial crystal grows each layer of the compound semiconductor layer 2, a raw material of the group III constituent element can be, for example, trimethylaluminum ((CH 3 ) 3 Al), trimethylgallium ((CH 3 ) 3 Ga), and Methyl indium ((CH 3 ) 3 In). Further, as the doping raw material of Mg, for example, biscyclopentadienyl magnesium (bis-(C 5 H 5 ) 2 Mg) or the like can be used. Further, as the doping raw material of Si, for example, dioxane (Si 2 H 6 ) or the like can be used.

另外,V族構造元素之原料能夠使用膦(PH3 )、胂(AsH3 )等。Further, as a raw material of the group V structural element, phosphine (PH 3 ), hydrazine (AsH 3 ) or the like can be used.

另外,將p型GaP作為電流擴散層8使用之情形,各層之成長溫度能夠採用720至770℃,其他各層之情形,能夠採用600至700℃。Further, in the case where p-type GaP is used as the current diffusion layer 8, the growth temperature of each layer can be 720 to 770 ° C, and in the case of other layers, 600 to 700 ° C can be employed.

另外,將p型GaInP作為電流擴散層8使用之情形,能夠採用600至700℃。Further, in the case where p-type GaInP is used as the current diffusion layer 8, 600 to 700 ° C can be used.

再者,各層之載子濃度及層厚、溫度條件能夠適當選擇。Further, the carrier concentration, the layer thickness, and the temperature conditions of each layer can be appropriately selected.

進行如此方式所製得的化合物半導體層2,儘管具有發光部7也可以獲得結晶缺陷少的良好之表面狀態。另外,化合物半導體層2也可以對應於元件構造而實施研磨等之表面加工。The compound semiconductor layer 2 obtained in this manner can obtain a good surface state with few crystal defects even though it has the light-emitting portion 7. Further, the compound semiconductor layer 2 may be subjected to surface processing such as polishing in accordance with the element structure.

(機能性基板之接合步驟)(Joining step of functional substrate)

接著,接合化合物半導體層2與機能性基板3。化合物半導體層2與機能性基板3之接合係首先研磨構成化合物半導體層2之電流擴散層8的表面而進行鏡面加工。接著,準備貼附於此電流擴散層8之鏡面研磨的表面之機能性基板3。再者,此機能性基板3之表面係在接合於電流擴散層8之前,對鏡面進行研磨。接著,將化合物半導體層2與機能性基板3搬入一般之半導體材料貼附裝置內,於真空中使電子衝撞已進行鏡面研磨的兩者之表面後照射中性化之Ar束。然後,藉由在維持真空之貼附裝置內重疊兩者之表面而施加載重,能夠在室溫下進行接合(參閱第13圖)。關於接合,從接合條件安定性之觀點,更期望接合面為相同材質。Next, the compound semiconductor layer 2 and the functional substrate 3 are bonded. The bonding of the compound semiconductor layer 2 and the functional substrate 3 is performed by first polishing the surface of the current diffusion layer 8 constituting the compound semiconductor layer 2 to perform mirror processing. Next, the functional substrate 3 attached to the mirror-polished surface of the current diffusion layer 8 is prepared. Further, the surface of the functional substrate 3 is polished before being bonded to the current diffusion layer 8. Next, the compound semiconductor layer 2 and the functional substrate 3 are carried into a general semiconductor material attaching device, and electrons are collided with the surface of both surfaces which have been mirror-polished in a vacuum, and then the neutralized Ar beam is irradiated. Then, the load can be applied at room temperature by superimposing the surfaces of both in the attaching device that maintains the vacuum (see Fig. 13). Regarding the joining, it is more desirable that the joint surface be the same material from the viewpoint of the stability of the joining condition.

接合(貼附)係於如此之真空下的常溫接合為最適,也能夠使用共晶金屬、接著劑而接合。Bonding (attaching) is optimum for room temperature bonding under such a vacuum, and bonding can also be performed using a eutectic metal or an adhesive.

(第1及第2電極的形成步驟)(Step of forming the first and second electrodes)

接著,形成第1電極之n型歐姆電極4及第2電極之p型歐姆電極5。Next, the n-type ohmic electrode 4 of the first electrode and the p-type ohmic electrode 5 of the second electrode are formed.

n型歐姆電極4及p型歐姆電極5之形成係首先從與機能性基板3接合的化合物半導體層2,藉由氨系蝕刻劑而選擇性地去除GaAs基板14及緩衝層15。接著,在露出的接觸層16之表面形成n型歐姆電極4。具體而言,成為任意厚度的方式來利用真空蒸鍍法而積層AuGe、Ni合金/Pt/Au後,利用一般之光刻手段而進行圖案化後形成n型歐姆電極4之形狀。The n-type ohmic electrode 4 and the p-type ohmic electrode 5 are formed by first selectively removing the GaAs substrate 14 and the buffer layer 15 from the compound semiconductor layer 2 bonded to the functional substrate 3 by an ammonia-based etchant. Next, an n-type ohmic electrode 4 is formed on the surface of the exposed contact layer 16. Specifically, the AuGe and Ni alloy/Pt/Au are laminated by a vacuum deposition method in an arbitrary thickness, and then patterned by a general photolithography method to form the n-type ohmic electrode 4.

接著,針對接觸層16、上部包覆層13、上部引導層12、下部引導層10、p型之下部包覆層9之既定範圍選擇性地去除而使電流擴散層8露出,在此露出的電流擴散層8之表面形成p型歐姆電極5。具體而言,例如成為任意之厚度的方式來利用真空蒸鍍法而積層AuBe/Au後,利用一般之光刻手段而進行圖案化後形成p型歐姆電極5之形狀。其後,藉由以例如400至500℃、5至20分鐘之條件進行熱處理而合金化,能夠形成低電阻之n型歐姆電極4及p型歐姆電極5。Next, the current diffusion layer 8 is exposed to a predetermined range of the contact layer 16, the upper cladding layer 13, the upper guiding layer 12, the lower guiding layer 10, and the p-type lower cladding layer 9, and is exposed. The surface of the current diffusion layer 8 forms a p-type ohmic electrode 5. Specifically, for example, AuBe/Au is laminated by a vacuum deposition method to have an arbitrary thickness, and then patterned by a general photolithography method to form a p-type ohmic electrode 5. Thereafter, the alloy is alloyed by heat treatment at, for example, 400 to 500 ° C for 5 to 20 minutes, whereby the low-resistance n-type ohmic electrode 4 and the p-type ohmic electrode 5 can be formed.

(第3電極的形成步驟)(Step of forming the third electrode)

第3電極係在機能性基板之背面所形成。依照元件之構造,能夠組合附加歐姆電極、肖特基(Schottky)電極、反射機能、共晶晶粒結合構造等之機能。於透明基板中,形成Au、Ag、Al等之材料而作成進行反射之構造。於基板與上述材料之間,例如能夠插入氧化矽、ITO等之透明膜。形成方法能夠利用濺鍍法、蒸鍍法等之習知技術。The third electrode is formed on the back surface of the functional substrate. Depending on the configuration of the components, it is possible to combine the functions of an ohmic electrode, a Schottky electrode, a reflection function, a eutectic grain bonding structure, and the like. A material such as Au, Ag, or Al is formed on the transparent substrate to form a structure for reflection. For example, a transparent film of ruthenium oxide, ITO or the like can be inserted between the substrate and the above material. The formation method can be a conventional technique such as a sputtering method or a vapor deposition method.

另外,藉由使電極表面側成為例如AuSn等之共晶金屬、無鉛錫焊材料等,在晶粒結合步驟,簡化而變得無使用糊之必要。形成方法能夠利用濺鍍法、蒸鍍法、電鍍、印刷等之習知技術。Further, by making the electrode surface side a eutectic metal such as AuSn or the like, a lead-free solder material or the like, the grain bonding step is simplified and it is not necessary to use a paste. The formation method can be a conventional technique such as a sputtering method, a vapor deposition method, plating, or printing.

藉由利用金屬連接,使導熱變佳而提高發光二極體之放熱特性。By using a metal connection, heat conduction is improved and the heat release characteristics of the light-emitting diode are improved.

組合上述二種機能之情形係使金屬不進行擴散的方式來插入障壁金屬、氧化物也為適合之方法。此等係藉由元件構造、基板材料而能夠選擇最適者。In the case where the above two functions are combined, it is also suitable to insert the barrier metal or oxide so that the metal does not diffuse. These are capable of selecting the optimum by the element structure and the substrate material.

(機能性基板之加工步驟)(Processing steps of functional substrate)

接著,加工機能性基板3之形狀。Next, the shape of the functional substrate 3 is processed.

機能性基板3之加工係首先在未形成第3電極6之表面進行V字形之挖溝。此時,成為具有V字形溝之第3電極6側之內側面與平行於發光面之面所夾之角度α的傾斜面3b。接著,從化合物半導體層2側起,以既定之間隔進行切割而晶片化。再者,藉由晶片化之際的切割而形成機能性基板3之垂直面3a。The processing of the functional substrate 3 first performs a V-shaped trench on the surface on which the third electrode 6 is not formed. At this time, the inclined surface 3b having the inner side surface on the third electrode 6 side of the V-shaped groove and the angle α which is parallel to the surface of the light-emitting surface is formed. Next, from the side of the compound semiconductor layer 2, dicing is performed at predetermined intervals to form a wafer. Further, the vertical surface 3a of the functional substrate 3 is formed by dicing at the time of wafer formation.

傾斜面3b之形成方法,並未予以特別限定,能夠組合濕式蝕刻法、乾式蝕刻法、劃線法、雷射加工等之習知方法而使用,但最好為採用形狀之控制性及生產性高的切割法。藉由採用切割法而能夠提高製造良率。The method for forming the inclined surface 3b is not particularly limited, and can be used in combination with a conventional method such as a wet etching method, a dry etching method, a scribing method, or a laser processing, but it is preferable to adopt shape controllability and production. High cutting method. The manufacturing yield can be improved by using a cutting method.

另外,垂直面3a之形成方法並未予以特別限定,較佳為雷射加工、劃線/裂開法或切割法而形成。Further, the method of forming the vertical surface 3a is not particularly limited, and is preferably formed by a laser processing, a scribing/cracking method, or a dicing method.

藉由採用雷射加工、劃線/裂開法而能夠使製造成本降低。亦即,於晶片分離之際,無設置切份之必要,由於能夠製造數量多的發光二極體,故能夠降低製造成本。The manufacturing cost can be reduced by using a laser processing or scribing/cracking method. That is, when the wafer is separated, it is not necessary to provide a cut, and since a large number of light-emitting diodes can be manufactured, the manufacturing cost can be reduced.

另一方面,切割法係具有優異的切斷安定性。On the other hand, the cutting method has excellent cutting stability.

最後,必要時利用硫酸/過氧化氫混合液等而蝕刻去除破碎層及污垢。進行如此方式而製造發光二極體1。Finally, if necessary, the crushed layer and the dirt are removed by etching using a sulfuric acid/hydrogen peroxide mixed solution or the like. The light-emitting diode 1 is manufactured in this manner.

如以上所說明,若根據本實施形態之發光二極體1,具備包含具有由組成式(InX1 Ga1-X1 )As(0X11)所構成的井層17之發光部7的化合物半導體層2。As described above, the light-emitting diode 1 according to the present embodiment includes the composition formula (In X1 Ga 1-X1 ) As (0). X1 1) The compound semiconductor layer 2 of the light-emitting portion 7 of the well layer 17 formed.

另外,於本實施形態之發光二極體1中,在發光部7上設置電流擴散層8。由於此電流擴散層8係對發光波長為透明,並不吸收來自發光部7之發光而能夠作成高輸出/高效率之發光二極體1。機能性基板係材質安定、無腐蝕之憂慮而具有優異的耐濕性。Further, in the light-emitting diode 1 of the present embodiment, the current diffusion layer 8 is provided on the light-emitting portion 7. The current spreading layer 8 is transparent to the light-emitting wavelength, and does not absorb the light emitted from the light-emitting portion 7, and can produce the light-emitting diode 1 having high output and high efficiency. The functional substrate is excellent in moisture resistance due to stability and corrosion-free corrosion.

因而,若根據本實施形態之發光二極體1,能夠提供具有850 nm以上之發光波長,具有優異的單色性,同時為高輸出/高效率且耐濕性之發光二極體1。另外,若根據本實施形態之發光二極體1與利用習知之液相磊晶法所製得的透明基板型AlGaAs系之發光二極體作一比較,係能夠提供具有約2倍以上之發光效率的高輸出發光二極體1。另外,也提高了高溫高濕信賴性。Therefore, according to the light-emitting diode 1 of the present embodiment, it is possible to provide the light-emitting diode 1 having an emission wavelength of 850 nm or more and having excellent monochromaticity and high output/high efficiency and moisture resistance. Further, when the light-emitting diode 1 of the present embodiment is compared with a transparent substrate-type AlGaAs-based light-emitting diode obtained by a conventional liquid phase epitaxy method, it is possible to provide light emission of about 2 times or more. High efficiency output LED 1 for efficiency. In addition, high temperature and high humidity reliability is also improved.

<發光二極體(第2實施形態)><Light Emitting Diode (Second Embodiment)>

第14A及14B圖係用以說明有關採用本發明之第2實施形態之發光二極體的圖形:第14A圖係平面圖;第14B圖係沿著顯示於第14A圖中之C-C’線的剖面圖(引導層10及12係省略圖示)。Figs. 14A and 14B are views for explaining a pattern of a light-emitting diode according to a second embodiment of the present invention: Fig. 14A is a plan view; and Fig. 14B is taken along line C-C' shown in Fig. 14A. The cross-sectional view (the guide layers 10 and 12 are omitted from illustration).

有關第2實施形態之發光二極體之特徵為具備:發光部7,其係具有交替積層由組成式(InX1 Ga1-X1 )As(0X11)所構成的井層17與由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層18之量子井構造的活性層11、夾住活性層11之由組成式(AlX3 Ga1-X3 )Y2 In1-Y2 P(0X31、0<Y21)所構成的第1引導層10與第2引導層12、與隔著第1引導層10與第2引導層12之各層而夾住活性層11之第1包覆層9與第2包覆層13;電流擴散層8,其係形成於發光部7上;及機能性基板31,其係對向於發光部7而配置且含有對於發光波長具有90%以上之反射率的反射層23,並接合於電流擴散層8;而第1包覆層9與第2包覆層13為由組成式(AlX4 Ga1-X4 )Y3 In1-Y3 P(0X41、0<Y31)所構成。The light-emitting diode according to the second embodiment is characterized in that it includes a light-emitting portion 7 having an alternating layer consisting of a composition formula (In X1 Ga 1-X1 ) As (0). X1 1) The well layer 17 is formed by the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The active layer 11 of the quantum well structure of the barrier layer 18 formed, and the composition formula (Al X3 Ga 1-X3 ) Y2 In 1-Y2 P(0) sandwiching the active layer 11 X3 1, 0 < Y2 1) The first guiding layer 10 and the second guiding layer 12, and the first cladding layer 9 and the second package sandwiching the active layer 11 via the respective layers of the first guiding layer 10 and the second guiding layer 12 a cladding layer 13; a current diffusion layer 8 formed on the light-emitting portion 7, and a functional substrate 31 disposed opposite to the light-emitting portion 7 and including a reflective layer 23 having a reflectance of 90% or more for an emission wavelength And bonding to the current diffusion layer 8; and the first cladding layer 9 and the second cladding layer 13 are composed of a composition formula (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P(0 X4 1, 0 < Y3 1) constitutes.

在關於第2實施形態之發光二極體中,因為對於發光波長具有90%以上之反射率,且具有包含對向於發光部7所配置的反射層23之機能性基板31,能夠有效地從主要的光取出面取出光。In the light-emitting diode of the second embodiment, since the light-emitting wavelength has a reflectance of 90% or more and the functional substrate 31 including the reflective layer 23 disposed on the light-emitting portion 7, it can effectively The main light extraction surface takes out the light.

在顯示於第14A及14B圖之例子中,機能性基板31係在電流擴散層8的下側之面8b上具備第2電極21,進一步具備由覆蓋其第2電極21的方式來積層透明導電膜22與反射層23所構成的反射構造物、及由矽或鍺所構成的層(基板)30。In the example shown in FIGS. 14A and 14B, the functional substrate 31 includes the second electrode 21 on the lower surface 8b of the current diffusion layer 8, and further includes a transparent conductive layer so as to cover the second electrode 21 thereof. A reflective structure composed of the film 22 and the reflective layer 23, and a layer (substrate) 30 composed of tantalum or niobium.

在關於第2實施形之發光二極體中,機能性基板31較佳為含有由矽或鍺所構成的層。由於係為難以腐蝕的材質,因而耐濕性將提高。In the light-emitting diode of the second embodiment, the functional substrate 31 preferably contains a layer composed of tantalum or niobium. Since it is a material that is difficult to corrode, moisture resistance will increase.

反射層23係藉由銀(Ag)、鋁(Al)、金(Au)或此等之合金等所構成。此等之材料係高反射率,能夠使來自反射層23之光反射率成為90%以上。The reflective layer 23 is made of silver (Ag), aluminum (Al), gold (Au), or the like. These materials are high reflectance, and the light reflectance from the reflective layer 23 can be made 90% or more.

機能性基板31能夠使用在此反射層23上,利用AuIn、AuGe、Ausn等之共晶金屬而接合於矽、鍺等之廉價基板(層)的組合。尤其,AuIn係接合溫度低,其熱膨脹係數與發光部具有差異,針對接合最為廉價之矽基板(矽層)係最適之組合。The functional substrate 31 can be bonded to the reflective layer 23 by a combination of inexpensive eutectic substrates (layers) such as ruthenium or iridium by a eutectic metal such as AuIn, AuGe or Ausn. In particular, the AuIn-based bonding temperature is low, the thermal expansion coefficient is different from that of the light-emitting portion, and the most suitable combination of the germanium substrate (tantalum layer) for bonding is suitable.

從品質安定性之觀點,也期望機能性基板31係使電流擴散層、反射金屬及共晶金屬不相互擴散之例如作成插入由鈦(Ti)、鎢(w)、鉑(pt)等之高熔點金屬所構成的層之構造。From the viewpoint of quality stability, it is also desirable that the functional substrate 31 is such that the current diffusion layer, the reflective metal, and the eutectic metal do not diffuse into each other, for example, by inserting titanium (Ti), tungsten (w), platinum (pt), or the like. The structure of the layer formed by the melting point metal.

<發光二極體(第3實施形態)><Light Emitting Diode (3rd Embodiment)>

第15圖係用以說明關於採用本發明之第3實施形態之發光二極體的圖形。Fig. 15 is a view for explaining a pattern of a light-emitting diode according to a third embodiment of the present invention.

有關第3實施形態之發光二極體之特徵為具備:發光部7,其係具有交替積層由組成式(InX1 Ga1-X1 )As(0X11)所構成的井層17與由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層18之量子井構造的活性層11、夾住活性層11之由組成式(AlX3 Ga1-X3 )Y2 In1-Y2 P(0X31、0<Y21)所構成的第1引導層10與第2引導層12、與隔著第1引導層10與第2引導層12之各層而夾住活性層11之第1包覆層9與第2包覆層13;電流擴散層8,其係形成於發光部7上;及機能性基板51,其係對向於發光部7而配置且含有對於發光波長具有90%以上之反射率的反射層的反射層53與金屬基板50,並接合於電流擴散層8;而第1包覆層9及第2包覆層13為由組成式(AlX4 Ga1-X4 )Y3 In1-Y3 P(0X41、0<Y31)所構成。The light-emitting diode according to the third embodiment is characterized in that it includes a light-emitting portion 7 having an alternating layer consisting of a composition formula (In X1 Ga 1-X1 ) As (0). X1 1) The well layer 17 is formed by the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The active layer 11 of the quantum well structure of the barrier layer 18 formed, and the composition formula (Al X3 Ga 1-X3 ) Y2 In 1-Y2 P(0) sandwiching the active layer 11 X3 1, 0 < Y2 1) The first guiding layer 10 and the second guiding layer 12, and the first cladding layer 9 and the second package sandwiching the active layer 11 via the respective layers of the first guiding layer 10 and the second guiding layer 12 a cladding layer 13; the current diffusion layer 8 is formed on the light-emitting portion 7, and the functional substrate 51 is disposed opposite to the light-emitting portion 7 and includes a reflective layer having a reflectance of 90% or more with respect to an emission wavelength. The reflective layer 53 and the metal substrate 50 are bonded to the current diffusion layer 8; and the first cladding layer 9 and the second cladding layer 13 are composed of a composition formula (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P (0) X4 1, 0 < Y3 1) constitutes.

在關於第3實施形態之發光二極體中,機能性基板含有金屬基板之點為對關於第2實施形態之發光二極體為特徵之構造。In the light-emitting diode of the third embodiment, the point that the functional substrate contains the metal substrate is a structure characterized by the light-emitting diode of the second embodiment.

金屬基板50係高放熱性,有助於使發光二極體以高亮度地發光,同時能夠使發光二極體之壽命成為長壽命。The metal substrate 50 is highly exothermic, and contributes to light-emitting of the light-emitting diode and high life of the light-emitting diode.

從放熱性之觀點,金屬基板50特佳為導熱係數為130W/m‧K以上之金屬所構成。導熱係數為130W/m‧K以上之金屬,例如,有鉬(138W/m‧K)或鎢(174W/m‧K);銀(導熱係數=420W/m‧K)、銅(導熱係數=398W/m‧K)、金(導熱係數=320W/m‧K)、鋁(導熱係數 =236W/m‧K)。From the viewpoint of heat dissipation, the metal substrate 50 is particularly preferably composed of a metal having a thermal conductivity of 130 W/m‧K or more. A metal having a thermal conductivity of 130 W/m‧K or more, for example, molybdenum (138 W/m‧K) or tungsten (174 W/m‧K); silver (thermal conductivity = 420 W/m‧K), copper (thermal conductivity = 398W/m‧K), gold (thermal conductivity = 320W/m‧K), aluminum (thermal conductivity =236W/m‧K).

如第15圖所示,化合物半導體層2係具有活性層11、使引導層(未以圖示)介於中間而夾住第1包覆層(下部包覆層)9及第2包覆層(上部包覆層)13、在第1包覆層(下部包覆層)9之下側的電流擴散層8、在第2包覆層(上部包覆層)13之上側的第1電極55、及俯視幾乎相同尺寸之接觸層56。As shown in Fig. 15, the compound semiconductor layer 2 has the active layer 11 and sandwiches the first cladding layer (lower cladding layer) 9 and the second cladding layer with the guide layer (not shown) interposed therebetween. (upper cladding layer) 13, a current diffusion layer 8 on the lower side of the first cladding layer (lower cladding layer) 9, and a first electrode 55 on the upper side of the second cladding layer (upper cladding layer) 13. And a contact layer 56 of substantially the same size.

機能性基板51係在電流擴散層8的下側之面8b具備第2電極57,進一步由覆蓋其第2電極57的方式來積層透明導電膜52與反射層53而成之反射構造物、及金屬基板50所構成,金屬基板50之接合面50a接合於與構成反射構造物之反射層53的化合物半導體層2相反側之面53b。The functional substrate 51 includes a second electrode 57 on the lower surface 8b of the current diffusion layer 8, and a reflective structure in which the transparent conductive film 52 and the reflective layer 53 are laminated so as to cover the second electrode 57, and The metal substrate 50 is configured such that the bonding surface 50a of the metal substrate 50 is bonded to the surface 53b on the opposite side to the compound semiconductor layer 2 constituting the reflective layer 53 of the reflective structure.

反射層53係由例如銅、銀、金、鋁等之金屬或此等之合金等所構成。此等之材料係高光反射率,能夠使來自反射構造物之光反射率成為90%以上。藉由形成反射層53,而在反射層53使來自活性層11之光反射至正面方向f,能夠使在正面方向f之光取出效率提高。藉此,能夠使發光二極體更高亮度化。The reflective layer 53 is made of a metal such as copper, silver, gold, aluminum, or the like, or the like. These materials are high light reflectance, and the light reflectance from the reflective structure can be made 90% or more. By forming the reflective layer 53, the light from the active layer 11 is reflected by the reflective layer 53 to the front direction f, and the light extraction efficiency in the front direction f can be improved. Thereby, the luminance of the light-emitting diode can be made higher.

反射層53較佳為從透明導電膜52側,由Ag、Ni/Ti障壁層、Au系之共晶金屬(連接用金屬)所構成的積層構造。The reflective layer 53 is preferably a laminated structure composed of an Ag, a Ni/Ti barrier layer, and an Au-based eutectic metal (a metal for connection) from the side of the transparent conductive film 52.

上述連接用金屬係電阻低、在低溫進行熔融之金屬。藉由使用上述連接用金屬,不會將熱應力賦予化合物半導體層2,能夠連接金屬基板。The metal for connection described above has a low electrical resistance and is molten at a low temperature. By using the above-described metal for connection, it is possible to connect the metal substrate without imparting thermal stress to the compound semiconductor layer 2.

連接用金屬係化學上安定且使用熔點低的Au系之共晶金屬等。上述Au系之共晶金屬,例如,可舉例:AuSn、AuGe、AuSi等之合金的共晶金屬(Au系之共晶金屬)。The metal for connection is chemically stable and uses an Au-based eutectic metal having a low melting point. The Eu-based eutectic metal may, for example, be a eutectic metal (Au-based eutectic metal) of an alloy such as AuSn, AuGe or AuSi.

另外,較佳為將鈦、鉻、鎢等之金屬添加於連接用金屬中。藉此,鈦、鉻、鎢等之金屬發揮作為障壁金屬之機能,金屬基板中所含之不純物等擴散至反射層53側而能夠抑制進行反應。Further, it is preferable to add a metal such as titanium, chromium or tungsten to the metal for connection. Thereby, a metal such as titanium, chromium, or tungsten functions as a barrier metal, and impurities or the like contained in the metal substrate diffuse to the side of the reflective layer 53 to suppress the reaction.

透明導電膜52係藉由ITO膜、IZO膜等所構成。尚且,反射構造物也可以僅由反射層53所構成。The transparent conductive film 52 is formed of an ITO film, an IZO film, or the like. Further, the reflective structure may be composed only of the reflective layer 53.

另外,也可以使用利用透明材料之折射率差的所謂冷光鏡,例如氧化鈦膜、氧化矽膜之多層膜或白色之氧化鋁、AlN以取代透明導電膜52,或是透明導電膜52一併與反射層53組合。Further, a so-called cold mirror using a refractive index difference of a transparent material such as a titanium oxide film, a multilayer film of a hafnium oxide film or white aluminum oxide, AlN instead of the transparent conductive film 52, or a transparent conductive film 52 may be used. Combined with the reflective layer 53.

金屬基板50能夠使用由複數之金屬層所構成者。The metal substrate 50 can be formed of a plurality of metal layers.

複數之金屬層的構造係如第15圖所示之例,較佳為由交替積層二種金屬層,亦即第1金屬層50A與第2金屬層50B所構成者。The structure of the plurality of metal layers is preferably formed by alternately laminating two metal layers, that is, the first metal layer 50A and the second metal layer 50B, as shown in Fig. 15.

尤其,第1金屬層50A與第2金屬層50B之層數更佳為合計作成奇數。In particular, the number of layers of the first metal layer 50A and the second metal layer 50B is preferably an odd number in total.

此情形下,從金屬基板之彎曲或裂開之觀點,於第2金屬層50B使用較化合物半導體層2之熱膨脹係數為小的材料時,第1金屬層50A較佳為使用較化合物半導體層3之熱膨脹係數為大的材料所構成者。由於作為金屬基板整體之熱膨脹係數係成為接近化合物半導體層之熱膨脹係數者,能夠抑制接合化合物半導體層與金屬基板之際的金屬基板之彎曲或裂開,因而能夠使發光二極體之製造良率提高。同樣地,於第2金屬層50B使用較化合物半導體層2之熱膨脹係數為大的材料之時,第1金屬層50A較佳為使用由較化合物半導體層2之熱膨脹係數為小的材料所構成者。由於作為金屬基板整體之熱膨脹係數係成為接近化合物半導體層之熱膨脹係數者,能夠抑制接合化合物半導體層與金屬基板之際的金屬基板之彎曲或裂開,因而能夠使發光二極體之製造良率提高。In this case, when the second metal layer 50B is made of a material having a smaller thermal expansion coefficient than the compound semiconductor layer 2, the first metal layer 50A preferably uses the compound semiconductor layer 3 from the viewpoint of bending or cracking of the metal substrate. The material whose thermal expansion coefficient is large is composed. Since the thermal expansion coefficient of the entire metal substrate is close to the thermal expansion coefficient of the compound semiconductor layer, bending or cracking of the metal substrate when the compound semiconductor layer and the metal substrate are bonded can be suppressed, so that the manufacturing yield of the light-emitting diode can be improved. improve. Similarly, when the second metal layer 50B is made of a material having a larger thermal expansion coefficient than the compound semiconductor layer 2, the first metal layer 50A is preferably made of a material having a smaller thermal expansion coefficient than the compound semiconductor layer 2. . Since the thermal expansion coefficient of the entire metal substrate is close to the thermal expansion coefficient of the compound semiconductor layer, bending or cracking of the metal substrate when the compound semiconductor layer and the metal substrate are bonded can be suppressed, so that the manufacturing yield of the light-emitting diode can be improved. improve.

從以上之觀點,二種金屬層中任一種不論第1金屬層或第2金屬層皆可。From the above viewpoints, either of the two metal layers may be used regardless of the first metal layer or the second metal layer.

二種金屬層能夠使用例如由銀(熱膨脹係數=18.9 ppm/K)、銅(熱膨脹係數=16.5 ppm/K)、金(熱膨脹係數=14.2 ppm/K)、鋁(熱膨脹係數=23.1 ppm/K)、鎳(熱膨脹係數=13.4 ppm/K)及此等之合金中任一種所構成的金屬層,係與由鉬(熱膨脹係數=5.1 ppm/K)、鎢(熱膨脹係數=4.3 ppm/K)、鉻(熱膨脹係數=4.9 ppm/K)及此等之合金中任一種所構成的金屬層之組合。The two metal layers can be used, for example, of silver (coefficient of thermal expansion = 18.9 ppm/K), copper (coefficient of thermal expansion = 16.5 ppm/K), gold (coefficient of thermal expansion = 14.2 ppm/K), and aluminum (coefficient of thermal expansion = 23.1 ppm/K) ), nickel (coefficient of thermal expansion = 13.4 ppm / K) and any of these alloys consisting of molybdenum (coefficient of thermal expansion = 5.1 ppm / K), tungsten (coefficient of thermal expansion = 4.3 ppm / K) A combination of chromium (coefficient of thermal expansion = 4.9 ppm/K) and a metal layer of any of these alloys.

適宜之例子可舉例:由Cu/Mo/Cu之3層所構成的金屬基板。於上述之觀點中,即使由Mo/Cu/Mo之3層所構成的金屬基板也可以獲得同樣之效果,因為由Cu/Mo/Cu之3層所構成的金屬基板係利用容易加工的Cu而夾住機械強度高的Mo之構造,具有也較由Mo/Cu/Mo之3層所構成的金屬基板更容易切斷等之加工的優點。A suitable example is a metal substrate composed of three layers of Cu/Mo/Cu. From the above viewpoints, the same effect can be obtained even with a metal substrate composed of three layers of Mo/Cu/Mo, because the metal substrate composed of three layers of Cu/Mo/Cu is made of easily processed Cu. The structure in which the mechanical strength of Mo is sandwiched is advantageous in that it is easier to cut than a metal substrate composed of three layers of Mo/Cu/Mo.

例如由Cu(30 μm)/Mo(25 μm)/Cu(30 μm)之3層所構成的金屬基板之情形,金屬基板整體之熱膨脹係數為6.1 ppm/K,由Mo(25 μm)/Cu(70 μm)/Mo(25 μm)之3層所構成的金屬基板之情形成為5.7 ppm/K。For example, in the case of a metal substrate composed of three layers of Cu (30 μm) / Mo (25 μm) / Cu (30 μm), the thermal expansion coefficient of the entire metal substrate is 6.1 ppm / K, from Mo (25 μm) / Cu The case of a metal substrate composed of three layers of (70 μm)/Mo (25 μm) was 5.7 ppm/K.

另外,從放熱之觀點,構成金屬基板之金屬層較佳為由導熱係數為高的材料所構成。藉此,提高金屬基板之放熱性,因而能夠以高亮度而使發光二極體發光,同時也能夠使發光二極體之壽命得以長壽命化。Further, from the viewpoint of heat release, the metal layer constituting the metal substrate is preferably made of a material having a high thermal conductivity. Thereby, the heat dissipation property of the metal substrate is improved, so that the light-emitting diode can be made to emit light with high luminance, and the life of the light-emitting diode can be extended.

例如,較佳為使用銀(導熱係數=420 W/m‧K)、銅(導熱係數=398 W/m‧K)、金(導熱係數=320 W/m‧K)、鋁(導熱係數=236 W/m‧K)、鉬(138 W/m‧K)、鎢(174 W/m‧K)及此等之合金等。For example, it is preferable to use silver (thermal conductivity = 420 W/m‧K), copper (thermal conductivity = 398 W/m‧K), gold (thermal conductivity = 320 W/m‧K), aluminum (thermal conductivity = 236 W/m‧K), molybdenum (138 W/m‧K), tungsten (174 W/m‧K) and alloys of these.

更佳為由此等金屬層之熱膨脹係數與化合物半導體層之熱膨脹係數約略相等之材料所構成。尤其金屬層之材料較佳為具有化合物半導體層之熱膨脹係數±1.5 ppm/K以內的熱膨脹係數之材料。藉此,能夠減小對金屬基板與化合物半導體層之接合時的發光部之熱所造成的應力,故能夠抑制因使金屬基板與化合物半導體層連接時之熱所造成的金屬基板之裂開,故能夠使發光二極體之製造良率提高。More preferably, the metal layer has a coefficient of thermal expansion which is approximately equal to the coefficient of thermal expansion of the compound semiconductor layer. Particularly, the material of the metal layer is preferably a material having a thermal expansion coefficient of a compound semiconductor layer within a thermal expansion coefficient of ±1.5 ppm/K. Thereby, the stress caused by the heat of the light-emitting portion when the metal substrate and the compound semiconductor layer are bonded can be reduced, so that cracking of the metal substrate due to heat when the metal substrate and the compound semiconductor layer are connected can be suppressed. Therefore, the manufacturing yield of the light-emitting diode can be improved.

金屬基板整體之導熱係數,例如由Cu(30 μm)/Mo(25 μm)/Cu(30 μm)之3層所構成的金屬基板之情形成為250 W/m‧K;由Mo(25 μm)/Cu(70 μm)/Mo(25 μm)之3層所構成的金屬基板之情形成為220 W/m‧K。The thermal conductivity of the entire metal substrate, for example, a metal substrate composed of three layers of Cu (30 μm) / Mo (25 μm) / Cu (30 μm) becomes 250 W / m ‧ K; from Mo (25 μm) The case of a metal substrate composed of three layers of /Cu (70 μm) / Mo (25 μm) was 220 W/m‧K.

[實施例][Examples]

以下,使用實施例而具體說明本發明之效果。尚且,本發明並不受此等實施例所限定。Hereinafter, the effects of the present invention will be specifically described using examples. Moreover, the invention is not limited by such embodiments.

於本實施例中,具體說明製作關於本發明之發光二極體的例子。另外,在本實施例所製得的發光二極體係由InGaAs所構成的井層與由AlGaInP所構成的障壁層之具有由量子井構造所構成的活性層之紅外發光二極體。於本實施例中,使成長於GaAs基板上之化合物半導體層與機能性基板結合而製作發光二極體。而且,為了特性評估而製作將發光二極體晶片構裝於基板上之發光二極體燈。In the present embodiment, an example of producing a light-emitting diode according to the present invention will be specifically described. Further, in the light-emitting diode system obtained in the present embodiment, an infrared light-emitting diode having an active layer composed of a quantum well structure, which is composed of a well layer composed of InGaAs and a barrier layer composed of AlGaInP. In the present embodiment, a compound semiconductor layer grown on a GaAs substrate is bonded to a functional substrate to fabricate a light-emitting diode. Further, for the characteristic evaluation, a light-emitting diode lamp in which a light-emitting diode wafer was mounted on a substrate was produced.

(實施例1)(Example 1)

實施例1係顯示於第4圖之實施形態的實施例。Embodiment 1 is an embodiment shown in the embodiment of Fig. 4.

實施例1之發光二極體係首先在由摻雜Si之n型GaAs單晶所構成的GaAs基板上,依序積層化合物半導體層而製作磊晶晶圓。In the light-emitting diode system of the first embodiment, an epitaxial wafer was first formed by sequentially laminating a compound semiconductor layer on a GaAs substrate made of a Si-doped n-type GaAs single crystal.

GaAs基板係將從(100)面朝(0-1-1)方向傾斜15°之面作為成長面,將載子濃度作成2×1018 cm-3 。化合物半導體層係使用由摻雜Si之GaAs所構成的n型緩衝層、由摻雜Si之(Al0.7 Ga0.3 )0.5 In0.5 P所構成的n型接觸層、由摻雜Si之(Al0.7 Ga0.3 )0.5 In0.5 P所構成的n型上部包覆層、由(Al0.3 Ga0.7 )0.5 In0.5 P所構成的上部引導層、由In0.2 Ga0.8 As/(Al0.1 Ga0.9 )0.5 In0.5 P之3對所構成的井層/障壁層、由(Al0.3 Ga0.7 )0.5 In0.5 P所構成的下部引導層、由摻雜Mg之(Al0.7 Ga0.3 )0.5 In0.5 P所構成的p型下部包覆層、由(Al0.5 Ga0.5 )0.5 In0.5 P所構成的薄膜之中間層、及由摻雜Mg之p型GaP所構成的電流擴散層。The GaAs substrate was a growth surface which was inclined by 15° from the (100) plane toward the (0-1-1) direction, and the carrier concentration was 2 × 10 18 cm -3 . The compound semiconductor layer uses an n-type buffer layer composed of GaAs doped with SiO, an n-type contact layer composed of (Si 0.7 Ga 0.3 ) 0.5 In 0.5 P doped with Si, and is doped with Si (Al 0.7 Ga 0.3 ) 0.5 In 0.5 P, an n-type upper cladding layer, an upper guiding layer composed of (Al 0.3 Ga 0.7 ) 0.5 In 0.5 P, and In 0.2 Ga 0.8 As/(Al 0.1 Ga 0.9 ) 0.5 In 0.5 P of three pairs of well layer / barrier layer formed of a (Al 0.3 Ga 0.7) 0.5 in 0.5 P a lower guide layer formed, the Mg-doped (Al 0.7 Ga 0.3) 0.5 in 0.5 P is formed a p-type lower cladding layer, an intermediate layer of a film made of (Al 0.5 Ga 0.5 ) 0.5 In 0.5 P, and a current diffusion layer made of Mg-doped p-type GaP.

於本實施例中,使用減壓有機金屬化學氣相沉積裝置(MOCVD裝置)而使化合物半導體層磊晶成長於直徑76mm、厚度350μm之GaAs基板上,形成磊晶晶圓。於使磊晶成長層成長之際,III族構成元素之原料係使用三甲基鋁((CH3 )3 Al)、三甲基鎵((CH3 )3 Ga)及三甲基銦((CH3 )3 In)。另外,Mg之摻雜原料能夠使用例如雙環戊二烯基鎂(bis-(C5 H5 )2 Mg)。另外,Si之摻雜原料能夠使用例如二矽烷(Si2 H6 )。另外,V族構造元素之原料能夠使用膦(PH3 )、胂(AsH3 )。另外,各層之成長溫度,由p型GaP所構成的電流擴散層係於750℃使其成長。其他之各層則於700℃使其成長。In the present embodiment, a compound semiconductor layer was epitaxially grown on a GaAs substrate having a diameter of 76 mm and a thickness of 350 μm using a reduced-pressure organic metal chemical vapor deposition apparatus (MOCVD apparatus) to form an epitaxial wafer. When the epitaxial growth layer is grown, the raw materials of the group III constituent elements are trimethylaluminum ((CH 3 ) 3 Al), trimethylgallium ((CH 3 ) 3 Ga), and trimethyl indium (( CH 3 ) 3 In). Further, as the doping raw material of Mg, for example, bis-cyclopentadienyl magnesium (bis-(C 5 H 5 ) 2 Mg) can be used. Further, as the doping raw material of Si, for example, dioxane (Si 2 H 6 ) can be used. Further, as a raw material of the group V structural element, phosphine (PH 3 ) or hydrazine (AsH 3 ) can be used. Further, the growth temperature of each layer was grown at 750 ° C by a current diffusion layer composed of p-type GaP. The other layers were grown at 700 °C.

由GaAs所構成的緩衝層係將載子濃度作成約2×1018 cm-3 、層厚作成約0.5μm。接觸層係將載子濃度作成約2×1018 cm-3 、層厚作成約4μm。上部包覆層係將載子濃度作成約1×1018 cm-3 、層厚作成約0.5μm。上部引導層係作成未摻雜且層厚約50nm。井層係作成未摻雜且層厚約5nm之In0.2 Ga0.8 As,障壁層係作成未摻雜且層厚約10nm之 (Al0.1 Ga0.9 )0.51 In0.5 P。另外,交替積層3對之井層與障壁層。下部引導層係作成未摻雜且層厚約50nm。下部包覆層係將載子濃度作成約8×1017 cm-3 、層厚作成約0.5μm。中間層係將載子濃度作成約8×1017 cm-3 、層厚作成約50nm。The buffer layer composed of GaAs has a carrier concentration of about 2 × 10 18 cm -3 and a layer thickness of about 0.5 μm. The contact layer has a carrier concentration of about 2 × 10 18 cm -3 and a layer thickness of about 4 μm. The upper cladding layer has a carrier concentration of about 1 × 10 18 cm -3 and a layer thickness of about 0.5 μm. The upper guiding layer was made undoped and had a layer thickness of about 50 nm. The well layer is made of In 0.2 Ga 0.8 As which is undoped and has a layer thickness of about 5 nm, and the barrier layer is made of (Al 0.1 Ga 0.9 ) 0.51 In 0.5 P which is undoped and has a layer thickness of about 10 nm. In addition, the well layer and the barrier layer are alternately laminated. The lower guiding layer was made undoped and had a layer thickness of about 50 nm. The lower cladding layer has a carrier concentration of about 8 × 10 17 cm -3 and a layer thickness of about 0.5 μm. The intermediate layer was formed to have a carrier concentration of about 8 × 10 17 cm -3 and a layer thickness of about 50 nm.

由GaP所構成的電流擴散層係將載子濃度作成約3×1018 cm-3 、層厚作成約10μm。The current diffusion layer composed of GaP has a carrier concentration of about 3 × 10 18 cm -3 and a layer thickness of about 10 μm.

接著,從表面起直到約1μm之深度為止的區域而研磨電流擴散層,進行鏡面加工。Next, the current diffusion layer was polished from the surface up to a depth of about 1 μm, and mirror-finished.

藉由此鏡面加工而將電流擴散層之表面粗糙度(rms)作成0.18nm。The surface roughness (rms) of the current diffusion layer was made 0.18 nm by this mirror processing.

另一方面,準備由貼附於上述電流擴散層之已進行鏡面研磨之表面的n型GaP所構成的機能性基板。在此貼附用之機能性基板中,使用使載子濃度成為約2×1017 cm-3 的方式來添加Si且面方位作成(111)之單晶。另外,機能性基板之直徑為76mm且厚度為250μm。此機能性基板之表面係於使其接合於電流擴散層之前研磨成鏡面,將表面之粗糙度(rpm)經加工成0.12nm。On the other hand, a functional substrate composed of n-type GaP attached to the mirror-polished surface of the current diffusion layer is prepared. In the functional substrate to be attached thereto, a single crystal in which Si is added and the plane orientation is (111) is used so that the carrier concentration becomes about 2 × 10 17 cm -3 . Further, the functional substrate has a diameter of 76 mm and a thickness of 250 μm. The surface of the functional substrate was ground to a mirror surface before being bonded to the current diffusion layer, and the surface roughness (rpm) was processed to 0.12 nm.

接著,將上述之機能性基板及磊晶晶圓搬入一般之半導體材料貼附裝置內,將裝置內真空排氣直到3×10-5 Pa為止。Next, the above-described functional substrate and epitaxial wafer are carried into a general semiconductor material attaching device, and the inside of the device is evacuated to 3 × 10 -5 Pa.

接著,在機能性基板及電流擴散層之兩者表面,歷經3分鐘照射而使電子衝撞中性化之Ar束。其後,於維持真空之貼附裝置內,使機能性基板及電流擴散層之表面重疊,使在各自表面之壓力成為50 g/cm2 的方式來施加載重,在室溫下接合兩者。進行如此方式而形成接合晶圓。Next, on the surface of both the functional substrate and the current diffusion layer, the electron beam collides with the neutralized Ar beam after being irradiated for 3 minutes. Thereafter, the surface of the functional substrate and the current diffusion layer were superposed on each other in a vacuum-applied apparatus, and the load was applied so that the pressure on each surface became 50 g/cm 2 , and both were joined at room temperature. The bonding wafer is formed in such a manner.

接著,從上述接合晶圓,藉由氨系蝕刻劑而選擇性地去除GaAs基板及GaAs緩衝層。接著,利用真空蒸鍍法而在接觸層之表面,第1電極係使AuGe、Ni合金成為厚度0.5 μm、使Pt成為厚度0.2 μm、使Au成為厚度1 μm的方式來成膜。之後,利用一般之光刻手段而實施圖案形成,第1電極係形成n型歐姆電極。接著,在去除GaAs基板之面的光取出面之表面實施粗面化處理。Next, the GaAs substrate and the GaAs buffer layer are selectively removed from the bonded wafer by an ammonia-based etchant. Then, the surface of the contact layer was formed by vacuum deposition on the surface of the first electrode so that AuGe and Ni alloy were 0.5 μm thick, Pt was 0.2 μm thick, and Au was 1 μm thick. Thereafter, pattern formation is performed by a general photolithography method, and the first electrode is an n-type ohmic electrode. Next, the surface of the light extraction surface on the surface on which the GaAs substrate is removed is subjected to a roughening treatment.

接著,第2電極係選擇性地去除形成p型歐姆電極之區域的磊晶層,使電流擴散層露出。在此露出的電流擴散層之表面上,使AuBe成為0.2 μm、使Au成為1 μm的方式來利用真空蒸鍍法而形成p型歐姆電極。其後,在450℃實施10分鐘熱處理而合金化,形成低電阻之p型及n型歐姆電極。進一步在機能性基板之背面形成厚度0.2 μm之Au,且在220 μm之正方形形成圖案。Next, the second electrode selectively removes the epitaxial layer in the region where the p-type ohmic electrode is formed, and exposes the current diffusion layer. On the surface of the current diffusion layer which was exposed, a p-type ohmic electrode was formed by a vacuum deposition method so that AuBe became 0.2 μm and Au became 1 μm. Thereafter, the film was heat-treated at 450 ° C for 10 minutes to form a low-resistance p-type and n-type ohmic electrode. Further, Au having a thickness of 0.2 μm was formed on the back surface of the functional substrate, and a pattern was formed in a square of 220 μm.

接著,使用切割機(dicing cutter),從機能性基板之背面,在未形成第3電極之區域,使傾斜面之角度α成為70°的同時,使垂直面之厚度成為80 μm的方式來進行V字形之挖溝。接著,使用晶粒切割機,從化合物半導體層側,以350 μm間隔切斷而晶片化。利用硫酸/過氧化氫混合液以蝕刻去除因晶粒切割所造成的破碎層及污垢,製作實施例1之發光二極體。Then, using a dicing cutter, the thickness of the vertical surface was set to 80 μm while the angle α of the inclined surface was 70° from the back surface of the functional substrate in the region where the third electrode was not formed. V-shaped trenching. Next, using a die cutter, the compound semiconductor layer was cut at a gap of 350 μm to be wafer-formed. The light-emitting diode of Example 1 was produced by etching a sulfuric acid/hydrogen peroxide mixed solution to remove the fracture layer and the dirt caused by the grain cutting.

裝配100個發光二極體燈,其係將進行如上述之方式而製得的實施例1之發光二極體晶片構裝於安裝基板上。此發光二極體燈,係架設利用晶粒結合劑而支撐(架設),利用金線而線結合發光二極體之n型歐姆電極與設置於架設基板表面之n電極終端,利用金線而線結合p型歐姆電極與p電極終端後,利用一般之環氧樹脂進行密封而製得。A light-emitting diode lamp was assembled by mounting the light-emitting diode wafer of the first embodiment obtained as described above on a mounting substrate. The light-emitting diode lamp is supported by a die bonder (erected), and the n-type ohmic electrode of the light-emitting diode and the n-electrode terminal provided on the surface of the erected substrate are connected by a gold wire, and the gold wire is used. After the wire is bonded to the p-type ohmic electrode and the p-electrode terminal, it is obtained by sealing with a general epoxy resin.

將評估此發光二極體(發光二極體燈)之特性的結果顯示於表7。The results of evaluating the characteristics of this light-emitting diode (light-emitting diode lamp) are shown in Table 7.

如表7所示,將電流流入n型及p型歐姆電極間後,發射出形成波峰波長920 nm之紅外光。於流通順向20微安培(mA)的電流之際的順向電壓(Vf),係反映在構成化合物半導體層之電流擴散層與機能性基板之接合界面的低電阻及各歐姆電極之良好歐姆特性,而成為約1.22伏特。將順向電流作成20 mA之際的發光輸出為7 mW。再者,於溫度60℃、濕度90%之高溫高濕環境下,實施1000小時之通電試驗(20 mA通電),將測定發光輸出之殘存率的結果顯示於表7。As shown in Table 7, after flowing a current between the n-type and p-type ohmic electrodes, infrared light having a peak wavelength of 920 nm was emitted. The forward voltage (Vf) at the time of the current flowing in the forward direction of 20 microamperes (mA) is reflected in the low resistance of the junction interface between the current diffusion layer constituting the compound semiconductor layer and the functional substrate, and the good ohmic of each ohmic electrode. Characteristic, and become about 1.22 volts. The luminous output when the forward current was made to 20 mA was 7 mW. Further, in a high-temperature and high-humidity environment at a temperature of 60 ° C and a humidity of 90%, a 1000-hour electrification test (20 mA energization) was carried out, and the results of measuring the residual ratio of the luminescence output are shown in Table 7.

將此燈100個,以60℃、90RH%、20 mA,實施高溫高濕通電試驗。1000小時後之輸出殘存率的平均係100%。100 lamps were used, and a high-temperature and high-humidity electric current test was performed at 60 ° C, 90 RH%, and 20 mA. The average output residual rate after 1000 hours was 100%.

測定電流=20mAMeasuring current = 20mA

信賴性(%):60℃‧90RH%/20mA通電、1000小時後之輸出殘存率Reliability (%): 60°C ‧90RH%/20mA energization, output residual rate after 1000 hours

(實施例2)(Example 2)

實施例2係顯示於第14A及14B圖之第2實施形態的實施例。Embodiment 2 shows an embodiment of the second embodiment shown in Figs. 14A and 14B.

實施例2之發光二極體係組合反射層與機能性基板之情形。其他之發光部的形成係與實施例1相同。尚且,下部引導層10與上部引導層12係省略圖示。The case where the light-emitting diode system of Embodiment 2 is combined with a reflective layer and a functional substrate. The formation of the other light-emitting portions is the same as in the first embodiment. Further, the lower guide layer 10 and the upper guide layer 12 are not shown.

在電流擴散層8之表面,從光取出面邊緣起成為50μm的方式來以等間隔配置8個電極(第2電極)21,其係以厚度0.2μm且20μmΦ之點而形成由AuBe/Au合金所構成。On the surface of the current diffusion layer 8, eight electrodes (second electrodes) 21 are formed at equal intervals from the edge of the light extraction surface, and are formed of AuBe/Au alloy at a thickness of 0.2 μm and 20 μm Φ. Composition.

接著,利用濺鍍法,以0.4μm之厚度而形成透明導電膜的ITO膜22。進一步以0.2μm/0.1μm/1μm之厚度而形成由銀合金/Ti/Au而成之層23,作成反射面23。Next, an ITO film 22 of a transparent conductive film was formed by a sputtering method to a thickness of 0.4 μm. Further, a layer 23 made of a silver alloy/Ti/Au was formed to a thickness of 0.2 μm/0.1 μm/1 μm to form a reflecting surface 23.

另一方面,在矽基板(機能性基板)31之表面,以0.1μm/0.5μm/0.3μm之厚度而形成由Ti/Au/In而成之層32。在矽基板31之背面,以0.1 μm/0.5 μm之厚度而形成由Ti/Au而成之層33。重疊該發光二極體晶圓側之Au與矽基板側之In表面,於320℃加熱且500 g/cm2 加壓,將機能性基板接合於發光二極體晶圓。On the other hand, a layer 32 made of Ti/Au/In is formed on the surface of the tantalum substrate (functional substrate) 31 with a thickness of 0.1 μm/0.5 μm/0.3 μm. On the back surface of the ruthenium substrate 31, a layer 33 made of Ti/Au is formed to a thickness of 0.1 μm/0.5 μm. The Au surface on the side of the light-emitting diode wafer and the In surface on the side of the germanium substrate were superposed, heated at 320 ° C and pressurized at 500 g/cm 2 to bond the functional substrate to the light-emitting diode wafer.

去除GaAs基板,在接觸層16之表面形成由AuGe/Au而成之直徑100 μm且厚度3 μm的歐姆電極(第1電極)25,於420℃,進行5分鐘熱處理而合金化處理p、n歐姆電極。The GaAs substrate was removed, and an ohmic electrode (first electrode) 25 having a diameter of 100 μm and a thickness of 3 μm made of AuGe/Au was formed on the surface of the contact layer 16, and heat-treated at 420 ° C for 5 minutes to alloy the p and n. Ohmic electrode.

接著,粗面化處理接觸層16之表面。Next, the surface of the contact layer 16 is roughened.

去除用以分離成晶片之預定切斷部分之半導體層與反射層、共晶金屬,在矽基板之背面電極上,形成0.3 μm/1 μm/0.1 μm之Ti/AuSn/Au。利用切割機,以350 μm間距而切斷成正方形。The semiconductor layer and the reflective layer and the eutectic metal for separating into a predetermined cut portion of the wafer are removed, and Ti/AuSn/Au of 0.3 μm/1 μm/0.1 μm is formed on the back electrode of the germanium substrate. Using a cutter, it was cut into squares at a pitch of 350 μm.

將評估此發光二極體(發光二極體燈)之特性的結果顯示於表7。The results of evaluating the characteristics of this light-emitting diode (light-emitting diode lamp) are shown in Table 7.

如表7所示,將電流流入上面及下面之電極間後,發射出形成波峰波長920 nm之紅外光。於流通順向20微安培(mA)的電流之際的順向電壓(Vf),係反映在構成化合物半導體層之電流擴散層與機能性基板之接合界面的低電阻及各歐姆電極之良好歐姆特性,而成為約1.20伏特(V)。將順向電流作成20 mA之際的發光輸出為約6 mW。再者,於溫度60℃、濕度90%之高溫高濕環境下,實施1000小時之通電試驗(20 mA通電),將測定發光輸出之殘存率的結果顯示於表7。As shown in Table 7, after flowing current into the upper and lower electrodes, infrared light having a peak wavelength of 920 nm was emitted. The forward voltage (Vf) at the time of the current flowing in the forward direction of 20 microamperes (mA) is reflected in the low resistance of the junction interface between the current diffusion layer constituting the compound semiconductor layer and the functional substrate, and the good ohmic of each ohmic electrode. Characteristic, and become about 1.20 volts (V). The luminous output when the forward current was made to 20 mA was about 6 mW. Further, in a high-temperature and high-humidity environment at a temperature of 60 ° C and a humidity of 90%, a 1000-hour electrification test (20 mA energization) was carried out, and the results of measuring the residual ratio of the luminescence output are shown in Table 7.

與實施例1同樣地,將此燈100個,以60℃、90RH%、20 mA,實施高溫高濕通電試驗。1000小時後之輸出殘存率的平均係99%。In the same manner as in Example 1, 100 lamps were used, and a high-temperature and high-humidity electric current test was performed at 60 ° C, 90 RH %, and 20 mA. The average output residual rate after 1000 hours was 99%.

(實施例3)(Example 3)

實施例3之發光二極體係第3實施形態之實施例,其係將含有反射層與金屬基板之機能性基板接合於電流擴散層之構造。參閱第15圖而說明實施例3之發光二極體。The embodiment of the third embodiment of the light-emitting diode system of the third embodiment is a structure in which a functional substrate including a reflective layer and a metal substrate is bonded to a current diffusion layer. The light-emitting diode of Example 3 will be described with reference to Fig. 15.

首先,製作金屬基板。準備2片約略平板狀且厚度10 μm之Cu板、與1片約略平板狀且厚度75 μm之Mo板,將Mo板插入2片Cu板之間而重疊配置此等金屬板,將該基板配置於加壓裝置內,在高溫下,對於此等金屬板,將載重施加於夾住此等金屬板之方向。藉此而製作由Cu(10 μm)/Mo(75 μm)/Cu(10 μm)之3層所構成的金屬基板。First, a metal substrate is produced. Two Cu plates having a thickness of about 10 μm and a plate having a thickness of about 10 μm were prepared, and a Mo plate having a thickness of approximately 75 μm was formed, and the Mo plate was inserted between the two Cu plates, and the metal plates were placed in an overlapping manner, and the substrate was placed. In the pressurizing device, at a high temperature, for these metal plates, a load is applied to the direction in which the metal plates are sandwiched. Thus, a metal substrate composed of three layers of Cu (10 μm) / Mo (75 μm) / Cu (10 μm) was produced.

化合物半導體層係於緩衝層與接觸層之間,由摻雜Si之(Al0.5 Ga0.5 )0.5 In0.5 P所構成,除了形成層厚為0.5 μm之蝕刻停止層之點以外,以與實施例1之條件相同的條件而形成。The compound semiconductor layer is formed between the buffer layer and the contact layer, and is made of Si-doped (Al 0.5 Ga 0.5 ) 0.5 In 0.5 P, except for the point of forming an etch stop layer having a layer thickness of 0.5 μm. The conditions of 1 are formed under the same conditions.

在電流擴散層8之面8b上,由在厚度0.4 μm之AuBe上積層厚度0.2 μm的Au而成,於俯視時為20 μmΦ之圓形,以60 μm之間隔而形成第2電極57。On the surface 8b of the current diffusion layer 8, a layer of Au having a thickness of 0.2 μm was deposited on AuBe having a thickness of 0.4 μm, and a circular shape of 20 μm Φ was formed in plan view, and the second electrode 57 was formed at intervals of 60 μm.

接著,將透明導電膜之ITO膜52覆蓋第2電極57的方式來利用濺鍍法而以0.8 μm之厚度形成。Next, the ITO film 52 of the transparent conductive film was formed to have a thickness of 0.8 μm by a sputtering method so as to cover the second electrode 57.

接著,在ITO膜52上,利用蒸鍍法而成膜0.7 μm之由銀(Ag)合金所構成的膜之後,成膜0.5 μm之由鎳(Ni)/鈦(Ti)所構成的膜及1 μm之由金(Au)所構成的膜,而形成反射層53。Next, a film made of a silver (Ag) alloy of 0.7 μm is formed on the ITO film 52 by a vapor deposition method, and then a film made of nickel (Ni)/titanium (Ti) of 0.5 μm is formed. A reflective film 53 is formed by a film of 1 μm made of gold (Au).

接著,使在化合物半導體層之電流擴散層8上形成ITO膜52及反射膜53之構造物、與金屬基板對向而重疊的方式來配置且搬入減壓裝置內,於400℃加熱之狀態下,以500 kg重之載重接合此等而形成接合構造物。Then, the structure in which the ITO film 52 and the reflection film 53 are formed on the current diffusion layer 8 of the compound semiconductor layer is placed so as to face the metal substrate, and is placed in the decompression device, and heated at 400 ° C. The bonded structure was formed by joining the load with a load of 500 kg.

接著,從接合構造物,藉由氨系蝕刻劑而選擇性地去除為化合物半導體層之成長基板的GaAs基板與緩衝層,進一步利用鹽酸系蝕刻劑而選擇性地去除蝕刻停止層。Then, the GaAs substrate and the buffer layer which are the growth substrates of the compound semiconductor layer are selectively removed from the bonded structure by the ammonia-based etchant, and the etching stop layer is selectively removed by the hydrochloric acid-based etchant.

接著,利用真空蒸鍍法而在接觸層上成膜厚度0.15 μm之AuGe後,成膜厚度0.05 μm之Ni,進一步成膜厚度1 μm之Au而形成第1電極用導電膜。接著,利用光刻,將電極用導電膜圖案化成俯視圓形而製得直徑100 μm且厚度3 μm之第1電極55。Then, AuGe having a thickness of 0.15 μm was formed on the contact layer by a vacuum deposition method, and Ni of 0.05 μm in thickness was formed, and Au having a thickness of 1 μm was further formed to form a conductive film for the first electrode. Next, the electrode conductive film was patterned into a circular shape in plan view by photolithography to obtain a first electrode 55 having a diameter of 100 μm and a thickness of 3 μm.

接著,將第1電極作為遮罩,藉由氨系蝕刻劑於接觸層中,以蝕刻去除第1電極之下以外的部分而形成接觸層56。Next, the first electrode is used as a mask, and a contact layer 56 is formed by etching away portions other than the first electrode by an ammonia-based etchant in the contact layer.

去除用以分離成晶片之預定切斷部分之半導體層與反射層、共晶金屬,利用雷射切割金屬基板,以350 μm間距而切斷成正方形。The semiconductor layer and the reflective layer and the eutectic metal for separating into a predetermined cut portion of the wafer were removed, and the metal substrate was cut by laser cutting to form a square at a pitch of 350 μm.

將評估此發光二極體(發光二極體燈)之特性的結果顯示於表7。The results of evaluating the characteristics of this light-emitting diode (light-emitting diode lamp) are shown in Table 7.

如表7所示,將電流流入n型及p型歐姆電極間後,發射出形成波峰波長920 nm之紅外光。於流通順向20微安培(mA)的電流之際的順向電壓(VF ),係反映在構成化合物半導體層之電流擴散層與機能性基板之接合界面的低電阻及各歐姆電極之良好歐姆特性,而成為1.2伏特。將順向電流作成20 mA之際的發光輸出為5.9 mW。As shown in Table 7, after flowing a current between the n-type and p-type ohmic electrodes, infrared light having a peak wavelength of 920 nm was emitted. The forward voltage (V F ) at the time of the current flowing in the forward direction of 20 microamperes (mA) is reflected in the low resistance of the junction interface between the current diffusion layer constituting the compound semiconductor layer and the functional substrate, and the good ohmic electrodes. Ohmic characteristics, and become 1.2 volts. The luminous output when the forward current was made to 20 mA was 5.9 mW.

將此燈60個,以60℃、90RH%、20 mA,實施高溫高濕通電試驗。60 lamps were used, and a high-temperature and high-humidity electric current test was performed at 60 ° C, 90 RH%, and 20 mA.

1000小時後之輸出殘存率的平均係100%。The average output residual rate after 1000 hours was 100%.

(實施例4)(Example 4)

實施例4之發光二極體係第1實施形態之實施例,為了使發光波峰波長成為870 nm,除了使井層之In組成X1=0.12以外,以與實施例1相同條件而製得。In the examples of the first embodiment of the light-emitting diode system of the fourth embodiment, in order to make the emission peak wavelength 870 nm, the same conditions as in the first embodiment were obtained except that the In composition of the well layer was made X1 = 0.12.

評估此發光二極體(發光二極體燈)之特性的結果係如表7所示,發射出形成波峰波長870 nm之紅外光,發光輸出(P0 )、順向電壓(VF )、輸出殘存率之平均分別為6.8 mW、1.31 V、100%。The results of evaluating the characteristics of the light-emitting diode (light-emitting diode lamp) are as shown in Table 7, and the infrared light having a peak wavelength of 870 nm is emitted, the light-emitting output (P 0 ), the forward voltage (V F ), The average output residual ratio is 6.8 mW, 1.31 V, and 100%, respectively.

(實施例5)(Example 5)

實施例5之發光二極體係第2實施形態之實施例,為了使發光波峰波長成為870 nm,除了使井層之In組成X1=0.12以外,以與實施例2相同條件而製得。In the embodiment of the second embodiment of the light-emitting diode system of the fifth embodiment, in order to make the emission peak wavelength 870 nm, the same conditions as in the second embodiment were obtained except that the In composition of the well layer was made X1 = 0.12.

評估此發光二極體(發光二極體燈)之特性的結果係如表7所示,發射出形成波峰波長870 nm之紅外光,發光輸出(P0 )、順向電壓(VF )、輸出殘存率之平均分別為6.1 mW、1.3 V、100%。The results of evaluating the characteristics of the light-emitting diode (light-emitting diode lamp) are as shown in Table 7, and the infrared light having a peak wavelength of 870 nm is emitted, the light-emitting output (P 0 ), the forward voltage (V F ), The average output residual ratio is 6.1 mW, 1.3 V, and 100%, respectively.

(實施例6)(Example 6)

實施例6之發光二極體係第1實施形態之實施例,為了使發光波峰波長成為960 nm,除了使井層之In組成X1=0.25以外,以與實施例1相同條件而製得。In the embodiment of the first embodiment of the light-emitting diode system of the sixth embodiment, in order to make the emission peak wavelength 960 nm, the same conditions as in the first embodiment were obtained except that the In composition of the well layer was X1 = 0.25.

評估此發光二極體(發光二極體燈)之特性的結果係如表7所示,發射出形成波峰波長960 nm之紅外光,發光輸出(P0 )、順向電壓(VF )、輸出殘存率之平均分別為6.5 mW、1.2 V、99%。The results of evaluating the characteristics of the light-emitting diode (light-emitting diode lamp) are as shown in Table 7, and the infrared light having a peak wavelength of 960 nm is emitted, the light-emitting output (P 0 ), the forward voltage (V F ), The average output residual ratio is 6.5 mW, 1.2 V, and 99%, respectively.

(實施例7)(Example 7)

實施例7之發光二極體係第2實施形態之實施例,為了使發光波峰波長成為960 nm,除了使井層之In組成X1=0.25以外,以與實施例2相同條件而製得。In the embodiment of the second embodiment of the light-emitting diode system of the seventh embodiment, in order to make the emission peak wavelength 960 nm, the same conditions as in the second embodiment were obtained except that the In composition of the well layer was X1 = 0.25.

評估此發光二極體(發光二極體燈)之特性的結果係如表7所示,發射出形成波峰波長960 nm之紅外光,發光輸出(P0 )、順向電壓(VF )、輸出殘存率之平均分別為5.3 mW、1.2 V、99%。The results of evaluating the characteristics of the light-emitting diode (light-emitting diode lamp) are as shown in Table 7, and the infrared light having a peak wavelength of 960 nm is emitted, the light-emitting output (P 0 ), the forward voltage (V F ), The average output residual ratio is 5.3 mW, 1.2 V, and 99%, respectively.

(實施例8)(Example 8)

實施例8之發光二極體係第1實施形態之實施例,為了使發光波峰波長成為985 nm,除了使井層之In組成X1=0.3以外,以與實施例1相同條件而製得。In the embodiment of the first embodiment of the light-emitting diode system of the eighth embodiment, in order to make the emission peak wavelength 985 nm, the same conditions as in the first embodiment were obtained except that the In composition of the well layer was X1 = 0.3.

評估此發光二極體(發光二極體燈)之特性的結果係如表7所示,發射出形成波峰波長985 nm之紅外光,發光輸出(P0 )、順向電壓(VF )、輸出殘存率之平均分別為5.0 mW、1.2 V、99%。The results of evaluating the characteristics of the light-emitting diode (light-emitting diode lamp) are as shown in Table 7, and the infrared light having a peak wavelength of 985 nm is emitted, the light-emitting output (P 0 ), the forward voltage (V F ), The average output residual ratio is 5.0 mW, 1.2 V, and 99%, respectively.

(實施例9)(Example 9)

實施例9之發光二極體係第2實施形態之實施例,為了使發光波峰波長成為985 nm,除了使井層之In組成X1=0.3以外,以與實施例2相同條件而製得。In the embodiment of the second embodiment of the light-emitting diode system of the ninth embodiment, in order to make the emission peak wavelength 985 nm, the same conditions as in the second embodiment were obtained except that the In composition of the well layer was X1 = 0.3.

評估此發光二極體(發光二極體燈)之特性的結果係如表7所示,發射出形成波峰波長985 nm之紅外光,發光輸出(P0 )、順向電壓(VF )、輸出殘存率之平均分別為3.8 mW、1.2 V、99%。The results of evaluating the characteristics of the light-emitting diode (light-emitting diode lamp) are as shown in Table 7, and the infrared light having a peak wavelength of 985 nm is emitted, the light-emitting output (P 0 ), the forward voltage (V F ), The average output residual rate is 3.8 mW, 1.2 V, and 99%, respectively.

(實施例10)(Embodiment 10)

實施例10之發光二極體係第1實施形態之實施例,除了將障壁層未摻雜下之層厚作成約10 nm之(Al0.1 Ga0.9 )0.55 In0.45 P,另外,交替積層5對井層與障壁層以外,以與實施例1相同條件而製得。The embodiment of the first embodiment of the light-emitting diode system of the tenth embodiment, except that the layer thickness of the barrier layer is not doped is made to be (Al 0.1 Ga 0.9 ) 0.55 In 0.45 P of about 10 nm, and in addition, five pairs of wells are alternately laminated. The layer and the barrier layer were produced in the same manner as in Example 1.

評估此發光二極體(發光二極體燈)之特性的結果係如表7所示,發射出形成波峰波長920 nm之紅外光,發光輸出(P0 )、順向電壓(VF )、輸出殘存率之平均分別為7.0 mW、1.24 V、99%。The results of evaluating the characteristics of the light-emitting diode (light-emitting diode lamp) are as shown in Table 7, and the infrared light having a peak wavelength of 920 nm is emitted, the light-emitting output (P 0 ), the forward voltage (V F ), The average output residual ratio is 7.0 mW, 1.24 V, and 99%, respectively.

(比較例1)(Comparative Example 1)

比較例1之發光二極體係利用習知技術之磊晶法而形成。變更成在GaAs基板上具有將Al0.01 Ga0.99 As作為發光層之雙異質構造發光部的發光二極體者。The light-emitting diode system of Comparative Example 1 was formed by an epitaxial method of a conventional technique. It is changed to a light-emitting diode having a double heterostructure light-emitting portion having Al 0.01 Ga 0.99 As as a light-emitting layer on a GaAs substrate.

具體而言,比較例1之發光二極體的製作係在n型之(100)面的GaAs單晶基板上,使界面組成成為50 μm之Al0.2 Ga0.8 As之n型上部包覆層、20 μm之由Al0.03 Ga0.97 As所構成的摻雜Si之發光層、20 μm之由Al0.1 Ga0.9 As所構成的p型下部包覆層、60 μm之對發光波長為透明之由Al0.25 Ga0.75 As所構成的p型厚膜層的方式來利用液相磊晶方法所製得。於此磊晶成長後,去除GaAs基板。接著,在n型AlGaAs上部包覆層之表面形成直徑100 μm之n型歐姆電極。Specifically, the light-emitting diode of Comparative Example 1 was produced on an n-type (100)-plane GaAs single crystal substrate, and an n-type upper cladding layer having an interface composition of 50 μm Al 0.2 Ga 0.8 As, 20 μm of Si-doped luminescent layer composed of Al 0.03 Ga 0.97 As, 20 μm of p-type lower cladding layer composed of Al 0.1 Ga 0.9 As, and 60 μm of transparent light-emitting wavelength from Al 0.25 The p-type thick film layer composed of Ga 0.75 As was obtained by a liquid phase epitaxy method. After the epitaxial growth, the GaAs substrate is removed. Next, an n-type ohmic electrode having a diameter of 100 μm was formed on the surface of the n-type AlGaAs upper cladding layer.

接著,在p型AlGaAs厚膜層之背面,以80 μm間隔形成直徑20 μm之p型歐姆電極,於420℃,進行5分鐘熱處理,合金化處理p、n歐姆電極。接著,藉由切割機而以350 nm間隔切斷後,蝕刻去除破碎層,及為了高輸出化而粗面化處理表面以製得比較例1之發光二極體晶片。Next, a p-type ohmic electrode having a diameter of 20 μm was formed on the back surface of the p-type AlGaAs thick film layer at intervals of 80 μm, and heat treatment was performed at 420 ° C for 5 minutes to alloy the p and n ohmic electrodes. Next, after cutting at 350 nm intervals by a cutter, the fracture layer was removed by etching, and the surface was roughened for high output to obtain a light-emitting diode wafer of Comparative Example 1.

將評估構裝比較例1之發光二極體的發光二極體燈之特性的結果顯示於表7。The results of evaluating the characteristics of the light-emitting diode lamp of the light-emitting diode of Comparative Example 1 are shown in Table 7.

如表7所示,將電流流入n型及p型歐姆電極間後,發射出形成波峰波長920 nm之紅外光。另外,於流通順向20微安培(mA)的電流之際的順向電壓(VF )係成為約1.2伏特(V)。另外,將順向電流作成20 mA之際的發光輸出為2 mW。再者,與本發明之實施例作一比較,針對比較例1中任一種試樣的輸出皆低。再者,於溫度60℃、濕度90%之高溫高濕環境下,實施500小時之通電試驗(20 mA通電),將測定發光輸出之殘存率的結果顯示於表1。而認為輸出降低之原因係由於AlGaAs表面之腐蝕而使光之吸收增加所致。As shown in Table 7, after flowing a current between the n-type and p-type ohmic electrodes, infrared light having a peak wavelength of 920 nm was emitted. In addition, the forward voltage (V F ) at a current of 20 microamperes (mA) in the forward direction is about 1.2 volts (V). In addition, the luminous output when the forward current was 20 mA was 2 mW. Further, in comparison with the examples of the present invention, the output of any of the samples of Comparative Example 1 was low. Further, a 500-hour energization test (20 mA energization) was carried out in a high-temperature and high-humidity environment at a temperature of 60 ° C and a humidity of 90%, and the results of measuring the residual ratio of the luminescence output are shown in Table 1. The reason for the decrease in output is considered to be due to the increase in absorption of light due to corrosion of the AlGaAs surface.

另外,與實施例同樣地,將此燈100個,以60℃、90RH%、20 mA,實施高溫高濕通電試驗。與實驗開始時作一比較,500小時後之輸出殘存率的平均也降低14%;與只不過降低1%以內之實施例作一比較,則大幅降低。Further, in the same manner as in the examples, 100 lamps were used, and a high-temperature and high-humidity electric current test was performed at 60 ° C, 90 RH %, and 20 mA. Compared with the beginning of the experiment, the average output residual rate after 500 hours was also reduced by 14%; compared with the example of being reduced by less than 1%, it was greatly reduced.

[產業上利用之可能性][Possibility of industrial use]

本發明之發光二極體能夠作為高輸出/高效率且發射850 nm以上、尤其900 nm以上之發光波峰波長的紅外光的發光二極體製品而利用。The light-emitting diode of the present invention can be utilized as a light-emitting diode product having high output/high efficiency and emitting infrared light having an emission peak wavelength of 850 nm or more, particularly 900 nm or more.

1‧‧‧發光二極體1‧‧‧Lighting diode

2‧‧‧化合物半導體層2‧‧‧ compound semiconductor layer

3‧‧‧機能性基板3‧‧‧ functional substrate

3a‧‧‧垂直面3a‧‧‧Vertical

3b‧‧‧傾斜面3b‧‧‧ sloped surface

4‧‧‧n型歐姆電極(第1電極)4‧‧‧n type ohmic electrode (first electrode)

5‧‧‧p型歐姆電極(第2電極)5‧‧‧p type ohmic electrode (2nd electrode)

6‧‧‧第3電極6‧‧‧3rd electrode

7‧‧‧發光部7‧‧‧Lighting Department

8‧‧‧電流擴散層8‧‧‧current diffusion layer

9‧‧‧下部包覆層(第1包覆層)9‧‧‧Lower coating (1st cladding)

10‧‧‧下部引導層10‧‧‧Lower guide layer

11‧‧‧活性層11‧‧‧Active layer

12‧‧‧上部引導層12‧‧‧ upper guide layer

13‧‧‧上部包覆層(第2包覆層)13‧‧‧Upper cladding (2nd cladding)

14‧‧‧GaAs基板14‧‧‧GaAs substrate

15‧‧‧緩衝層15‧‧‧buffer layer

16‧‧‧接觸層16‧‧‧Contact layer

17‧‧‧井層17‧‧‧ Wells

18‧‧‧障壁層18‧‧ ‧ barrier layer

20‧‧‧發光二極體20‧‧‧Lighting diode

21...電極twenty one. . . electrode

22...透明導電膜twenty two. . . Transparent conductive film

23...反射面twenty three. . . Reflective surface

25...接合電極25. . . Bonding electrode

30...矽基板30. . .矽 substrate

31...機能性基板31. . . Functional substrate

41...發光二極體燈41. . . Light-emitting diode lamp

42...安裝基板42. . . Mounting substrate

43...n電極端子43. . . N electrode terminal

44...p電極端子44. . . P electrode terminal

45...金線45. . . Gold Line

47...密封樹脂47. . . Sealing resin

50...金屬基板50. . . Metal substrate

51...機能性基板51. . . Functional substrate

52...透明導電膜52. . . Transparent conductive film

53...反射層53. . . Reflective layer

55...第1電極55. . . First electrode

56...接觸層56. . . Contact layer

57...第2電極57. . . Second electrode

α...傾斜面與平行於發光面之面的夾角α. . . The angle between the inclined surface and the surface parallel to the light emitting surface

第1圖係使用本發明之一實施形態的發光二極體之發光二極體燈的平面圖。Fig. 1 is a plan view showing a light-emitting diode lamp using a light-emitting diode according to an embodiment of the present invention.

第2圖係使用本發明之一實施形態的發光二極體之發光二極體燈之沿著顯示於第1圖中之A-A’線的剖面示意圖。Fig. 2 is a cross-sectional view showing the light-emitting diode of the light-emitting diode according to the embodiment of the present invention taken along the line A-A' in Fig. 1.

第3圖係使用本發明之一實施形態的發光二極體之平面圖。Fig. 3 is a plan view showing a light-emitting diode according to an embodiment of the present invention.

第4圖係本發明之一實施形態的發光二極體之沿著顯示於第3圖中之B-B’線的剖面示意圖。Fig. 4 is a schematic cross-sectional view showing a light-emitting diode according to an embodiment of the present invention taken along line B-B' in Fig. 3.

第5圖係用以說明構成本發明之一實施形態的發光二極體之活性層的圖形。Fig. 5 is a view for explaining a pattern of an active layer constituting a light-emitting diode according to an embodiment of the present invention.

第6圖係顯示本發明之一實施形態的發光二極體之井層的層厚與發光波峰波長之相關的圖形。Fig. 6 is a graph showing the correlation between the layer thickness of the well layer of the light-emitting diode and the wavelength of the luminescence peak in an embodiment of the present invention.

第7圖係顯示本發明之一實施形態的發光二極體之井層的In組成(X1)及井層厚與發光波峰波長之對應的圖形。Fig. 7 is a view showing the In composition (X1) of the well layer of the light-emitting diode according to the embodiment of the present invention and the correspondence between the thickness of the well layer and the wavelength of the luminescence peak.

第8圖係顯示本發明之一實施形態的發光二極體之井層的In組成(X1)與發光波峰波長及其發光輸出之相關的圖形。Fig. 8 is a graph showing the relationship between the In composition (X1) of the well layer of the light-emitting diode of one embodiment of the present invention and the luminescence peak wavelength and its luminescence output.

第9圖係顯示本發明之一實施形態的發光二極體之井層及障壁層之成對數與發光輸出之相關的圖形。Fig. 9 is a view showing the correlation between the number of pairs of the well layer and the barrier layer of the light-emitting diode of one embodiment of the present invention and the light-emission output.

第10圖係顯示本發明之一實施形態的發光二極體之障壁層的In組成(Y1)與發光輸出之相關的圖形。Fig. 10 is a view showing the relationship between the In composition (Y1) of the barrier layer of the light-emitting diode of one embodiment of the present invention and the light-emission output.

第11圖係顯示相對於本發明之一實施形態的發光二極體之順向電流與發光輸出相關之井層及障壁層的成對數之依存性的圖形。Fig. 11 is a graph showing the dependence of the forward current of the light-emitting diode on the number of pairs of the well layer and the barrier layer in relation to the light-emitting output of one embodiment of the present invention.

第12圖係用於本發明之一實施形態的發光二極體之磊晶晶圓的剖面示意圖。Fig. 12 is a schematic cross-sectional view showing an epitaxial wafer for use in a light-emitting diode according to an embodiment of the present invention.

第13圖係用於本發明之一實施形態的發光二極體之接合晶圓的剖面示意圖。Fig. 13 is a schematic cross-sectional view showing a bonded wafer for use in a light-emitting diode according to an embodiment of the present invention.

第14A圖係本發明之一實施形態的發光二極體之平面圖。Fig. 14A is a plan view showing a light-emitting diode according to an embodiment of the present invention.

第14B圖係沿著顯示於第14A圖中之C-C’線的剖面示意圖。Fig. 14B is a schematic cross-sectional view taken along the line C-C' shown in Fig. 14A.

第15圖係本發明之其他實施形態的發光二極體之剖面示意圖。Fig. 15 is a schematic cross-sectional view showing a light-emitting diode according to another embodiment of the present invention.

Claims (19)

一種發光二極體,其特徵為:具備:發光部,其係具有:交替積層由組成式(InX1 Ga1-X1 )As(0.1X10.3)所構成的井層與由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層之量子井構造的活性層、夾住該活性層之由組成式(AlX3 Ga1-X3 )Y2 In1-Y2 P(0X31、0<Y21)所構成的第1引導層與第2引導層、與隔著該第1引導層與第2引導層的各層而夾住該活性層之第1包覆層與第2包覆層;電流擴散層,其係形成於該發光部上;及機能性基板,其係接合於該電流擴散層;該第1與第2包覆層為由組成式(AlX4 Ga1-X4 )Y3 In1-Y3 P(0X41、0<Y31)所構成;以及發光波長為900nm以上985nm以下。A light-emitting diode characterized by comprising: a light-emitting portion having an alternating layer consisting of a composition formula (In X1 Ga 1-X1 ) As (0.1 X1 0.3) The well layer formed by the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The active layer of the quantum well structure of the barrier layer formed, and the composition formula (Al X3 Ga 1-X3 ) Y2 In 1-Y2 P(0) sandwiching the active layer X3 1, 0 < Y2 1) a first guiding layer and a second guiding layer, and a first cladding layer and a second cladding layer sandwiching the active layer via the respective layers of the first guiding layer and the second guiding layer; a diffusion layer formed on the light-emitting portion; and a functional substrate bonded to the current diffusion layer; the first and second cladding layers being composed of a composition formula (Al X4 Ga 1-X4 ) Y3 In 1 -Y3 P(0 X4 1, 0 < Y3 1) The light-emitting wavelength is 900 nm or more and 985 nm or less. 如申請專利範圍第1項之發光二極體,其中該障壁層之組成X2與Y1分別為0X20.2、0.5<Y10.7,該第1與第2引導層之組成X3與Y2分別為0.2X30.5、0.4<Y20.6,該第1與第2包覆層之組成X4與Y3分別為0.3X40.7、0.4<Y30.6。For example, in the light-emitting diode of claim 1, wherein the composition of the barrier layer X2 and Y1 are respectively 0. X2 0.2, 0.5 < Y1 0.7, the composition of the first and second guiding layers X3 and Y2 are respectively 0.2 X3 0.5, 0.4 < Y2 0.6, the composition of the first and second cladding layers X4 and Y3 are respectively 0.3 X4 0.7, 0.4 < Y3 0.6. 如申請專利範圍第1項之發光二極體,其中該機能性基板係對發光波長為透明。 The light-emitting diode of claim 1, wherein the functional substrate is transparent to an emission wavelength. 如申請專利範圍第1項之發光二極體,其中該機能性基 板係由GaP或SiC所構成。 Such as the light-emitting diode of claim 1 of the patent scope, wherein the functional base The plate system is composed of GaP or SiC. 如申請專利範圍第1項之發光二極體,其中該機能性基板之側面,在接近該發光部之側具有對於主要的光取出面約略垂直的垂直面,在遠離該發光部之側具有對於該主要的光取出面朝內側傾斜的傾斜面。 The light-emitting diode of claim 1, wherein a side surface of the functional substrate has a vertical surface that is approximately perpendicular to a main light extraction surface on a side close to the light-emitting portion, and a side that is away from the light-emitting portion The main light extraction surface is inclined toward the inner side. 如申請專利範圍第5項之發光二極體,其中該傾斜面係含有粗糙面。 The light-emitting diode of claim 5, wherein the inclined surface contains a rough surface. 一種發光二極體,其特徵為:具備:發光部,其係具有交替積層由組成式(InX1 Ga1-X1 )As(0.1X10.3)所構成的井層與由組成式(AlX2 Ga1-X2 )Y1 In1-Y1 P(0X21、0<Y11)所構成的障壁層之量子井構造的活性層、夾住該活性層之由組成式(AlX3 Ga1-X3 )Y2 In1-Y2 P(0X31、0<Y21)所構成的第1引導層與第2引導層、與隔著該第1引導層與第2引導層之各層而夾住該活性層之第1包覆層與第2包覆層;電流擴散層,其係形成於該發光部上;及機能性基板,其係對向於該發光部而配置、含有對於發光波長具有90%以上之反射率的反射層,並接合於該電流擴散層;該第1與第2包覆層為由組成式(AlX4 Ga1-X4 )Y3 In1-Y3 P(0X41、0<Y31)所構成;以及 發光波長為900nm以上985nm以下。A light-emitting diode characterized by comprising: a light-emitting portion having an alternating layer consisting of a composition formula (In X1 Ga 1-X1 ) As (0.1 X1 0.3) The well layer formed by the composition formula (Al X2 Ga 1-X2 ) Y1 In 1-Y1 P(0 X2 1, 0 < Y1 1) The active layer of the quantum well structure of the barrier layer formed, and the composition formula (Al X3 Ga 1-X3 ) Y2 In 1-Y2 P(0) sandwiching the active layer X3 1, 0 < Y2 1) a first guiding layer and a second guiding layer, and a first cladding layer and a second cladding layer sandwiching the active layer via the respective layers of the first guiding layer and the second guiding layer; a diffusion layer formed on the light-emitting portion; and a functional substrate disposed opposite to the light-emitting portion and including a reflective layer having a reflectance of 90% or more with respect to an emission wavelength, and bonded to the current diffusion layer The first and second cladding layers are composed of a composition formula (Al X4 Ga 1-X4 ) Y3 In 1-Y3 P(0 X4 1, 0 < Y3 1) The light-emitting wavelength is 900 nm or more and 985 nm or less. 如申請專利範圍第7項之發光二極體,其中該障壁層之組成X2與Y1分別為0X20.2、0.5<Y10.7,該第1與第2引導層之組成X3與Y2分別為0.2X30.5、0.4<Y20.6,該第1與第2包覆層之組成X4與Y3分別為0.3X40.7、0.4<Y30.6。For example, in the light-emitting diode of claim 7, wherein the composition of the barrier layer X2 and Y1 are respectively 0. X2 0.2, 0.5 < Y1 0.7, the composition of the first and second guiding layers X3 and Y2 are respectively 0.2 X3 0.5, 0.4 < Y2 0.6, the composition of the first and second cladding layers X4 and Y3 are respectively 0.3 X4 0.7, 0.4 < Y3 0.6. 如申請專利範圍第7項之發光二極體,其中該機能性基板係含有由矽或鍺所構成的層。 The light-emitting diode of claim 7, wherein the functional substrate comprises a layer composed of ruthenium or osmium. 如申請專利範圍第7項之發光二極體,其中該機能性基板係含有金屬基板。 The light-emitting diode of claim 7, wherein the functional substrate comprises a metal substrate. 如申請專利範圍第10項之發光二極體,其中該金屬基板係由複數之金屬層所構成。 The light-emitting diode of claim 10, wherein the metal substrate is composed of a plurality of metal layers. 如申請專利範圍第1或7項之發光二極體,其中該電流擴散層係由GaP或GaInP所構成。 The light-emitting diode of claim 1 or 7, wherein the current diffusion layer is composed of GaP or GaInP. 如申請專利範圍第1或7項之發光二極體,其中該電流擴散層之厚度為0.5至20μm之範圍。 The light-emitting diode of claim 1 or 7, wherein the current diffusion layer has a thickness in the range of 0.5 to 20 μm. 如申請專利範圍第1或7項之發光二極體,其中於發光二極體之該主要的光取出面側設置有第1電極及第2電極。 The light-emitting diode according to claim 1 or 7, wherein the first electrode and the second electrode are provided on the main light extraction surface side of the light-emitting diode. 如申請專利範圍第14項之發光二極體,其中該第1電極及該第2電極係歐姆電極。 The light-emitting diode of claim 14, wherein the first electrode and the second electrode are ohmic electrodes. 如申請專利範圍第14項之發光二極體,其係在該機能性基板之該主要的光取出面側的相反側之面更具備第3 電極。 The light-emitting diode of claim 14 is further provided with a third surface on the opposite side of the main light extraction surface side of the functional substrate. electrode. 一種發光二極體燈,其特徵為具備如申請專利範圍第1至16項中任一項之發光二極體。 A light-emitting diode lamp characterized by comprising the light-emitting diode according to any one of claims 1 to 16. 一種發光二極體燈,其特徵為具備如申請專利範圍第16項之發光二極體,該第1電極或該第2電極與該第3電極約略相同電位地連接。 A light-emitting diode lamp comprising the light-emitting diode according to item 16 of the patent application, wherein the first electrode or the second electrode is connected to the third electrode at approximately the same potential. 一種照明裝置,其係搭載複數個如申請專利範圍第1至16項中任一項之發光二極體,及/或如申請專利範圍第17或18項中至少任一項之發光二極體燈。A lighting device that is provided with a plurality of light-emitting diodes according to any one of claims 1 to 16 and/or a light-emitting diode according to at least one of claims 17 or 18. light.
TW100102032A 2010-01-25 2011-01-20 Light-emitting diode, light-emitting diode lamp and lighting device TWI446580B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010013530 2010-01-25
JP2010183205A JP5557648B2 (en) 2010-01-25 2010-08-18 Light emitting diode, light emitting diode lamp, and lighting device

Publications (2)

Publication Number Publication Date
TW201214753A TW201214753A (en) 2012-04-01
TWI446580B true TWI446580B (en) 2014-07-21

Family

ID=44306819

Family Applications (1)

Application Number Title Priority Date Filing Date
TW100102032A TWI446580B (en) 2010-01-25 2011-01-20 Light-emitting diode, light-emitting diode lamp and lighting device

Country Status (4)

Country Link
JP (1) JP5557648B2 (en)
CN (1) CN102725871B (en)
TW (1) TWI446580B (en)
WO (1) WO2011090016A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012119585A (en) 2010-12-02 2012-06-21 Showa Denko Kk Light-emitting diode, light-emitting diode lamp and luminaire
CN111819702B (en) 2019-11-26 2024-04-09 天津三安光电有限公司 Infrared light-emitting diode
JP7455267B1 (en) 2022-10-28 2024-03-25 Dowaエレクトロニクス株式会社 Ultraviolet light emitting device and its manufacturing method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3982940B2 (en) * 1999-03-26 2007-09-26 三井化学株式会社 Method for manufacturing optical semiconductor element
US6900467B2 (en) * 2001-05-21 2005-05-31 Stanley Electric Co., Ltd. Semiconductor light emitting device having quantum well layer sandwiched between carrier confinement layers
JP2004207508A (en) * 2002-12-25 2004-07-22 Shin Etsu Handotai Co Ltd Light emitting element and its manufacturing method thereof
JP2006066518A (en) * 2004-08-25 2006-03-09 Sharp Corp Semiconductor light-emitting element and method of manufacturing the same
US8318519B2 (en) * 2005-01-11 2012-11-27 SemiLEDs Optoelectronics Co., Ltd. Method for handling a semiconductor wafer assembly
JP2007157838A (en) * 2005-12-01 2007-06-21 Matsushita Electric Ind Co Ltd Semiconductor laser element
JP5021213B2 (en) * 2006-01-23 2012-09-05 昭和電工株式会社 Light emitting diode and manufacturing method thereof
JP2010016353A (en) * 2008-06-03 2010-01-21 Sumitomo Electric Ind Ltd AlxGa(1-x)As SUBSTRATE, EPITAXIAL WAFER FOR INFRARED LED, INFRARED LED, METHOD OF MANUFACTURING AlxGa(1-x)As SUBSTRATE, METHOD OF MANUFACTURING EPITAXIAL WAFER FOR INFRARED LED, AND METHOD OF MANUFACTURING INFRARED LED

Also Published As

Publication number Publication date
JP5557648B2 (en) 2014-07-23
CN102725871B (en) 2016-03-09
CN102725871A (en) 2012-10-10
JP2011171694A (en) 2011-09-01
TW201214753A (en) 2012-04-01
WO2011090016A1 (en) 2011-07-28

Similar Documents

Publication Publication Date Title
TWI462332B (en) Light-emitting diode, light-emitting diode lamp and illuminating device
EP2400571A1 (en) Light-emitting diode, light-emitting diode lamp, and method for producing light-emitting diode
TWI426626B (en) Light-emitting diode, light-emitting-lamp and lighting device
KR101449389B1 (en) Light emitting diode, light emitting diode lamp and lighting device
TWI518944B (en) Light-emitting diode, light-emitting diode lamp, and lighting equipment
JP5586371B2 (en) Light emitting diode, light emitting diode lamp, and lighting device
TWI446580B (en) Light-emitting diode, light-emitting diode lamp and lighting device
JP6101303B2 (en) Light emitting diode, light emitting diode lamp, and lighting device
TWI433356B (en) Light emitting diode and light emitting diode lamp
JP5876897B2 (en) Light emitting diode, light emitting diode lamp, and lighting device
JP2014168101A (en) Light emitting diode, light emitting diode lamp, and lighting device
JP2014158057A (en) Light-emitting diode, light-emitting diode lamp, and illuminating device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees