TWI338340B - Thin germanium oxynitride gate dielectric for germanium-based devices - Google Patents
Thin germanium oxynitride gate dielectric for germanium-based devices Download PDFInfo
- Publication number
- TWI338340B TWI338340B TW093126415A TW93126415A TWI338340B TW I338340 B TWI338340 B TW I338340B TW 093126415 A TW093126415 A TW 093126415A TW 93126415 A TW93126415 A TW 93126415A TW I338340 B TWI338340 B TW I338340B
- Authority
- TW
- Taiwan
- Prior art keywords
- nitrogen
- concentration
- layer
- gate dielectric
- oxynitride layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
- H01L21/02326—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen into a nitride layer, e.g. changing SiN to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28255—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor belonging to Group IV and not being elemental silicon, e.g. Ge, SiGe, SiGeC
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/693—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator the insulator comprising nitrogen, e.g. nitrides, oxynitrides or nitrogen-doped materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02181—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing hafnium, e.g. HfO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02247—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by nitridation, e.g. nitridation of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02252—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by plasma treatment, e.g. plasma oxidation of the substrate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/906—Cleaning of wafer as interim step
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/933—Germanium or silicon or Ge-Si on III-V
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Formation Of Insulating Films (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/672,631 US7078300B2 (en) | 2003-09-27 | 2003-09-27 | Thin germanium oxynitride gate dielectric for germanium-based devices |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200518238A TW200518238A (en) | 2005-06-01 |
| TWI338340B true TWI338340B (en) | 2011-03-01 |
Family
ID=34376426
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW093126415A TWI338340B (en) | 2003-09-27 | 2004-09-01 | Thin germanium oxynitride gate dielectric for germanium-based devices |
Country Status (8)
| Country | Link |
|---|---|
| US (2) | US7078300B2 (enExample) |
| EP (1) | EP1671356A2 (enExample) |
| JP (1) | JP2007534149A (enExample) |
| KR (1) | KR100843497B1 (enExample) |
| CN (1) | CN100514577C (enExample) |
| IL (1) | IL174503A (enExample) |
| TW (1) | TWI338340B (enExample) |
| WO (1) | WO2005031809A2 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7517818B2 (en) | 2005-10-31 | 2009-04-14 | Tokyo Electron Limited | Method for forming a nitrided germanium-containing layer using plasma processing |
| US7517812B2 (en) * | 2005-10-31 | 2009-04-14 | Tokyo Electron Limited | Method and system for forming a nitrided germanium-containing layer using plasma processing |
| US20080274626A1 (en) * | 2007-05-04 | 2008-11-06 | Frederique Glowacki | Method for depositing a high quality silicon dielectric film on a germanium substrate with high quality interface |
| US20090065816A1 (en) * | 2007-09-11 | 2009-03-12 | Applied Materials, Inc. | Modulating the stress of poly-crystaline silicon films and surrounding layers through the use of dopants and multi-layer silicon films with controlled crystal structure |
| EP2161742A1 (en) * | 2008-09-03 | 2010-03-10 | S.O.I.TEC. Silicon on Insulator Technologies S.A. | Method for Fabricating a Locally Passivated Germanium-on-Insulator Substrate |
| JP5266996B2 (ja) * | 2008-09-12 | 2013-08-21 | 住友電気工業株式会社 | 半導体装置の製造方法および半導体装置 |
| US9245805B2 (en) * | 2009-09-24 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Germanium FinFETs with metal gates and stressors |
| US8809152B2 (en) | 2011-11-18 | 2014-08-19 | International Business Machines Corporation | Germanium oxide free atomic layer deposition of silicon oxide and high-k gate dielectric on germanium containing channel for CMOS devices |
| US9136383B2 (en) * | 2012-08-09 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure of semiconductor device |
| US9214630B2 (en) * | 2013-04-11 | 2015-12-15 | Air Products And Chemicals, Inc. | Method of making a multicomponent film |
| TWI531071B (zh) | 2014-07-08 | 2016-04-21 | Univ Nat Central | Fabrication method of gold - oxygen half - gate stacking structure |
| US10367080B2 (en) * | 2016-05-02 | 2019-07-30 | Asm Ip Holding B.V. | Method of forming a germanium oxynitride film |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3843398A (en) * | 1970-06-25 | 1974-10-22 | R Maagdenberg | Catalytic process for depositing nitride films |
| US4870322A (en) | 1986-04-15 | 1989-09-26 | Hoya Corporation | Electroluminescent panel having a layer of germanium nitride between an electroluminescent layer and a back electrode |
| US5241214A (en) | 1991-04-29 | 1993-08-31 | Massachusetts Institute Of Technology | Oxides and nitrides of metastabale group iv alloys and nitrides of group iv elements and semiconductor devices formed thereof |
| US5571734A (en) * | 1994-10-03 | 1996-11-05 | Motorola, Inc. | Method for forming a fluorinated nitrogen containing dielectric |
| KR20000008022A (ko) * | 1998-07-09 | 2000-02-07 | 김영환 | 게이트 산화막의 형성방법 |
| US6348420B1 (en) * | 1999-12-23 | 2002-02-19 | Asm America, Inc. | Situ dielectric stacks |
| JP3547419B2 (ja) * | 2001-03-13 | 2004-07-28 | 株式会社東芝 | 半導体装置及びその製造方法 |
| US6893979B2 (en) * | 2001-03-15 | 2005-05-17 | International Business Machines Corporation | Method for improved plasma nitridation of ultra thin gate dielectrics |
| US6573197B2 (en) * | 2001-04-12 | 2003-06-03 | International Business Machines Corporation | Thermally stable poly-Si/high dielectric constant material interfaces |
| US6596597B2 (en) | 2001-06-12 | 2003-07-22 | International Business Machines Corporation | Method of manufacturing dual gate logic devices |
| US6780719B2 (en) | 2001-06-20 | 2004-08-24 | Texas Instruments Incorporated | Method for annealing ultra-thin, high quality gate oxide layers using oxidizer/hydrogen mixtures |
| US6800519B2 (en) * | 2001-09-27 | 2004-10-05 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
| US6803330B2 (en) * | 2001-10-12 | 2004-10-12 | Cypress Semiconductor Corporation | Method for growing ultra thin nitrided oxide |
| US6703277B1 (en) * | 2002-04-08 | 2004-03-09 | Advanced Micro Devices, Inc. | Reducing agent for high-K gate dielectric parasitic interfacial layer |
| US6995430B2 (en) * | 2002-06-07 | 2006-02-07 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
| US6706581B1 (en) * | 2002-10-29 | 2004-03-16 | Taiwan Semiconductor Manufacturing Company | Dual gate dielectric scheme: SiON for high performance devices and high k for low power devices |
| US7148526B1 (en) * | 2003-01-23 | 2006-12-12 | Advanced Micro Devices, Inc. | Germanium MOSFET devices and methods for making same |
| US20040144980A1 (en) * | 2003-01-27 | 2004-07-29 | Ahn Kie Y. | Atomic layer deposition of metal oxynitride layers as gate dielectrics and semiconductor device structures utilizing metal oxynitride layers |
| EP1652226A2 (en) * | 2003-08-04 | 2006-05-03 | ASM America, Inc. | Surface preparation prior to deposition on germanium |
| US7029980B2 (en) * | 2003-09-25 | 2006-04-18 | Freescale Semiconductor Inc. | Method of manufacturing SOI template layer |
-
2003
- 2003-09-27 US US10/672,631 patent/US7078300B2/en not_active Expired - Fee Related
-
2004
- 2004-09-01 TW TW093126415A patent/TWI338340B/zh not_active IP Right Cessation
- 2004-09-23 EP EP04787196A patent/EP1671356A2/en not_active Withdrawn
- 2004-09-23 CN CNB200480023085XA patent/CN100514577C/zh not_active Expired - Fee Related
- 2004-09-23 JP JP2006527418A patent/JP2007534149A/ja active Pending
- 2004-09-23 KR KR1020067004182A patent/KR100843497B1/ko not_active Expired - Fee Related
- 2004-09-23 WO PCT/EP2004/052283 patent/WO2005031809A2/en not_active Ceased
-
2006
- 2006-03-23 IL IL174503A patent/IL174503A/en not_active IP Right Cessation
- 2006-04-29 US US11/413,532 patent/US20060202279A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| IL174503A (en) | 2010-12-30 |
| KR100843497B1 (ko) | 2008-07-04 |
| CN100514577C (zh) | 2009-07-15 |
| WO2005031809A3 (en) | 2005-06-23 |
| KR20060126912A (ko) | 2006-12-11 |
| US7078300B2 (en) | 2006-07-18 |
| US20050070122A1 (en) | 2005-03-31 |
| EP1671356A2 (en) | 2006-06-21 |
| WO2005031809A2 (en) | 2005-04-07 |
| CN1836318A (zh) | 2006-09-20 |
| IL174503A0 (en) | 2006-08-01 |
| US20060202279A1 (en) | 2006-09-14 |
| TW200518238A (en) | 2005-06-01 |
| JP2007534149A (ja) | 2007-11-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6087229A (en) | Composite semiconductor gate dielectrics | |
| CN1329956C (zh) | 用于场效应晶体管的超薄高k栅介质的制作方法以及超薄高k栅介质 | |
| US7115533B2 (en) | Semiconductor device manufacturing method | |
| TWI338340B (en) | Thin germanium oxynitride gate dielectric for germanium-based devices | |
| TWI298898B (en) | Hybrid-strained sidewall spacer for cmos process | |
| TW200805497A (en) | Method for forming silicon oxynitride materials | |
| TWI276160B (en) | Nitridated gate dielectric layer | |
| TW200843110A (en) | Semiconductor device manufacturing method and semiconductor device | |
| JP2002198531A (ja) | 均一な窒素濃度を有するトランジスタ・ゲート絶縁層を形成する方法 | |
| TW201003848A (en) | Semiconductor device and fabrication method for the same | |
| JP3746478B2 (ja) | 半導体装置の製造方法 | |
| KR100685205B1 (ko) | 고융점 금속 게이트를 갖는 반도체 장치 및 그 제조 방법 | |
| TWI315083B (en) | Offset spacers for cmos transistors | |
| Bhuyian et al. | Cyclic Plasma Treatment during ALD Hf1-xZrxO2 Deposition | |
| TW200947626A (en) | Method of forming a silicon nitride layer on a gate oxide film and annealing the nitride layer | |
| JP2004266263A (ja) | 半導体装置の製造方法 | |
| US7494859B2 (en) | Semiconductor device having metal gate patterns and related method of manufacture | |
| Shang et al. | Interface studies of tungsten gate metal–oxide–silicon capacitors | |
| Kamiyama et al. | Impact of o3 concentration on ultrathin hfo2 films deposited on hf-cleaned silicon using atomic layer deposition with hf [n (ch3)(c2h5)] 4 | |
| JPH11204512A (ja) | 半導体装置の製造方法 | |
| EP1524685B1 (en) | Method for processing a semiconductor device comprising an silicon-oxy-nitride dielectric layer | |
| Garcia et al. | Formation and characterization of tin layers for metal gate electrodes of CMOS capacitors | |
| JP4757579B2 (ja) | 絶縁ゲート型半導体装置及びその製造方法 | |
| O'Sullivan et al. | Effectiveness of nitridation of hafnium silicate dielectrics: A comparison between thermal and plasma nitridation | |
| Kim et al. | Characteristics of ALD HfSiO/sub x/using new Si precursors for gate dielectric applications |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |