TWI334133B - Error correction system and related method thereof - Google Patents

Error correction system and related method thereof Download PDF

Info

Publication number
TWI334133B
TWI334133B TW96114098A TW96114098A TWI334133B TW I334133 B TWI334133 B TW I334133B TW 96114098 A TW96114098 A TW 96114098A TW 96114098 A TW96114098 A TW 96114098A TW I334133 B TWI334133 B TW I334133B
Authority
TW
Taiwan
Prior art keywords
ecc
edc
ecc block
result
action
Prior art date
Application number
TW96114098A
Other languages
Chinese (zh)
Other versions
TW200805298A (en
Inventor
Kuo Lung Chien
Original Assignee
Mediatek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mediatek Inc filed Critical Mediatek Inc
Publication of TW200805298A publication Critical patent/TW200805298A/en
Application granted granted Critical
Publication of TWI334133B publication Critical patent/TWI334133B/en

Links

Landscapes

  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Description

1334133 九、發明說明: 【發明所屬之技術領域】 本發明有關於錯誤更正系統,特別有關於光碟機的錯誤更正 系統及其方法。 【先前技術】 隨著科技的進步,光碟的種類以及儲存於其上的資料種類亦 隨之增加,因此光碟機需要錯誤偵測以及更正機制確定讀取到正 確的資料。 第1圖繪示了相關技術之錯誤更正系統100。如第1圖所示, 錯誤更正系統100包含一資料緩衝器1〇1,一解碼器1〇3,一徵^狀1334133 IX. Description of the Invention: [Technical Field] The present invention relates to an error correction system, and more particularly to an error correction system for an optical disk drive and a method thereof. [Prior Art] With the advancement of technology, the types of optical discs and the types of data stored on them have also increased. Therefore, the optical disc drive needs error detection and correction mechanism to determine that the correct data is read. FIG. 1 illustrates a related art error correction system 100. As shown in FIG. 1, the error correction system 100 includes a data buffer 1〇1, a decoder 1〇3, and a syndrome.

值產生器 105、一徵狀值記憶體 1〇7、一 ECC (error correction code) 解碼器 109、一線性EDC(error detection code)確認元件 11 卜一:EDC 各己憶體113以及一 EDC更正器115。在此例中,當儲存在資料緩 衝器101中的資料量足夠解碼時,儲存在資料區域緩衝器101中 的ECC區塊(ECC block)被讀出以執行pi/p〇徵狀值計算以及線 性EDC。同時’若發現錯誤,則施行pl ECC動作以修正儲存在資 料緩衝器101中的錯誤資料’而儲存在徵狀值記憶體107中的徵 狀值亦被更新。而且,下一方向的ECC動作(此例中為P0)係直 接讀取儲存在徵狀值記憶體107中的徵狀值,而不是根據記憶體 緩衝器101中的資料計算徵狀值。然而,此類結構缺乏丹方向的 ECC ’因此其具有較差之效能。而且,這樣的結構缺乏能克服幀 鎖疋同步偏移(frame sync shift)的問題。 » 除了前述的相關技術,還有其他的相關技術亦被發展出來, 仁亦因為其他因素而具有其他缺點,這些缺點可簡述如下。若系 統僅具有贱(on the fly) PO徵狀值計算,其無法克服_定同步 偏移。而且’若系統財預先EDC鋪’其亦無法克服巾貞鎖定同 步偏移。若系統具有最後EDC機制,其亦具有較差的表現。若系 、也、有預先徵狀值#算’其具有較高的成本。若系統在解調器和 預先PI ECC元件之間不具有域元件,祕無法克服因為同步資 料通失而引起的幀鎖定同步偏移問題,且會因為資料緩衝器上的 更正週期而具有較差的頻寬。預先(〇nthefly)係表示資料在進入 資料緩衝器之前便做處理。 【發明内容】 因此,本發明的目的之一為提供一種錯誤更正系統,其可避 免上述之缺點並維持上述之優點。 本發明之實施例揭露了一種錯誤更正系統,包含:一解調器, 用以接收並解調原始資料以以產生_ ECC區塊;一預先edc確 遇7L件,用以根據來自該解調器的言玄Ecc區塊的資料施行一 EDc 動作以產生- EDC結果;-資料緩衝器,用以儲存該Ecc區塊 和该EDC結果;-徵狀值產生n,肋根據贿在該資料緩衝器 内的該ECC區塊的-碼字產生至少—徵狀值;—Ε(χ解碼器, 1334133 用以根據該徵狀值施行一 ECC動作;以及一 EDC更正器,用以 根據來自該ECC解碼器之該ECC動作的結果以更正該EDC結 果·,其中該徵狀值包含一 PI徵狀值以及一 !>〇徵狀值其中至少: 一,該碼字包含一 PI碼字以及一 P0碼字其中至少之一。 本發明之實施例亦揭露了對應此裝置的一種錯誤更正方法, 包含:(a)接收並解調孕始資料以以產生一 ECC區塊;根據該 ECC區塊的資料施行一 EDC動作以產生一 EDC結果;(c)儲存該 ECC區塊和該EDC結果;(d)根據儲存的該ECC區塊的一碼字產 生至少一徵狀值;(e)根據該徵狀值施行一 ECC動作;以及(f)根 據談ECC動作的結果以更正該EDC結果; 其中該徵狀值包含一 PI徵狀值以及一 p〇徵狀值其中至少之一, 該碼字包含一 PI碼字以及一 p〇碼字其中至少之一。 本發明之另一實施例揭露了一種錯誤更正系統,包含:一解 調器’用以接收並解調原始資料以以產生一 E c c區塊;一預先ED c 確認元件,用以根據來自該解調器的該Ecc區塊的資料施行一 EDC動作以產生-EDC結果;-資料緩衝器,用以儲存該ECC 區塊和該EDC結果;-贱PI ECC解碼器,㈣對來自該解調 裔的該ECC區塊施行- pi ECC動作,卩更正該資料儲存器中的 錯誤資料’並用以根據該PIECC動作之一絲更正該EDC結果; 一記憶體元件’用以儲存來自該資料緩衝器的該ECC區塊;一 p〇 徵狀值產生态,用以根據該記憶體元件中的該ECC區塊之一 p〇 1334133 碼字產生一 PO徵狀值;一 PI徵狀值產生器,用以根據該記憶體 元件中的該ECC區塊之一 PI碼字產生一 PI徵狀值;一 Ecc解 碼器,用以根據該PI徵狀值以及該P0徵狀值至少其一施行一 Ecc 動作;以及一 EDC更正器,用以根據該ECC動作之一動作更正 該EDC結果。 本發明之實施例亦揭露了對應此裝置的一種錯誤更正方法, 包含:(a)接收並解調原始資料以以產生一 ECC區塊;⑼根據該 ECC區塊的資料施行一 EDC動作以產生一 EDC結果;(c)儲存該 ECC區塊和該EDC結果;(d)對該ECC區塊施行一 PIECC動作, 以更正該ECC區塊,並用以根據該Η ECC動作之一結果更正該 EDC結果;(e)儲存一部份的該儲存ECC區塊;(f)根據儲存的該 ECC區塊之一 P0碼字產生一 p〇徵狀值;(g)根據該ECC區塊 之一 PI碼字產生一 Π徵狀值;(h)根據該PI徵狀值以及該p〇徵 狀值至少其-騎-ECC動作;以及(g)娜該Ε(χ動作之一結 果更正該EDC結果。 【實施方式】 在5兒明書及後續的申料利範圍當中使用了某些詞彙來指稱 特疋的7L件。所屬領域巾具有通常知識者應可理解,硬體製造商 可此二用不同的名5§)來稱呼同—個元件。本說明書及後續的申請 專利fell並*以;g稱的差異來作為區分元件的方式,献以元件 在力犯上的差異來作輕分的糊。麵篇綱書及後續的請求 8 含但不限定於」。以外,「 的電氣連接手段。因此, 乂田中所提及的「包含」係為―開放式的用語,故應轉成「包 「輕接」一詞在此係包含任何直接及間接 ’若文中描述一第一裝置耦接於一第二裝 ,則代表該第-裝置可直接钱連接賊第二裝置,或透過其 裝置或連接手&間接地電氣連接至該第二裝置。 第2圖緣不了根嫁本發明之第一實施例的錯誤更正系統的方 . 塊圖如第2圖所不,錯誤更本系統11〇〇包含一資料緩衝器ιι〇ι、 一解調器1103、一預先(on the fly) EDC殘認元件1105 (如上所 _ 述’預先絲示資料在進人資概賊之前被處理)、—徵狀值產 生态1107、一徵狀值記憶體11〇9、一 Ε(χ解碼器ιηι、一 EDc 記憶體1113以及-EDC更正器1115。解調器係用以接收 並解調來自光碟1102的原始資料以產生包含資料、ρι碼字(ρι codeword)和 P〇 碼字(p〇 codew〇r(^ ECC 區塊。預先 EDC 確認 元件1105用以根據來自解調器11〇5的資料施行EDC操作以產生 一 EDC結果。資料緩衝器n01被用以儲存ECc區塊以及EDc 結果。徵狀值產生器1107根據儲存在資料緩衝器11〇1内的丹碼 字和PO碼字產生Π和PO徵狀值。徵狀值記憶體1109係用以儲 存PI徵狀值和PO徵狀值。ECC解碼器111係用以根據徵狀值記 憶體1109中的π徵狀值和p〇徵狀值對資料緩衝器中的Ecc 區塊之^料知彳亍錯块更正’並根據勘誤結果(errata resuit)修正徵 狀值記憶體1109中的1>1徵狀值和P〇徵狀值。EDc記憶體m3 係用以緩衝EDC結果。EDC更正器1115根據來自ECC解碼器1111 . 1334133 的勘誤結果修正EDC結果。 在此例中’下方向的Ecc動作(即錯誤更正動作)係直接 讀取來自徵狀值記憶體_。此外,徵狀值記憶體應和瓶 • Alt體1113可整合至貝料緩衝器UG1,_的變化亦應在本發明 的範圍之内。 錯誤更正系統贈的動作可簡述如下:解調器聽所解調 的資料被料至預先EDC確認元件咖叹資概衝器蘭, 且咖結果觀存至㈣緩衝器。接著#足_碼的資料被 儲存至資料緩衝器服後,開始執行底下的動作:資料緩衝器· 儲存之EDC絲被讀取並儲存至EDC記憶體1113。資料緩衝器 ηοι内具有資料、PI、P0碼字的ECC區塊被讀取,朽、徵狀 值根據PI、PQ碼字被產生錄齡至徵狀航憶體聰,且第 一方向的ECC動作被施行。若在資料緩衝器n〇1内發現錯誤資 料’便更正錯誤’同時ECC解碼器.nil内的徵狀值更正電路、(未 繪示)更新相對應的徵狀值,同時EDC記憶體1113内的edc結 果亦透過EDC更正器1115被更新。接著,下一方向的Ecc動作 係直接讀取徵狀值記憶體灣的徵狀值,而不會讀取資料緩衝器 =01中的ECC區塊而重新計算。兩個方向的Ecc動作持續的交 曰進行,直到達到預定動作次數或不再有錯誤資料存在為止。 第3圖繪示了根據本發明之第二實施例的錯誤更正系統!挪The value generator 105, a symptom value memory 〇7, an ECC (error correction code) decoder 109, a linear EDC (error detection code) acknowledgment element 11 卜: EDC each memory 113 and an EDC correction 115. In this example, when the amount of data stored in the material buffer 101 is sufficiently decoded, the ECC block (ECC block) stored in the material area buffer 101 is read out to perform the pi/p 状 value calculation and Linear EDC. At the same time, if an error is found, the pl ECC action is performed to correct the error data stored in the data buffer 101, and the syndrome value stored in the syndrome memory 107 is also updated. Further, the ECC action in the next direction (P0 in this example) directly reads the syndrome value stored in the syndrome memory 107, instead of calculating the syndrome value based on the data in the memory buffer 101. However, such structures lack the ECC in the Dan direction and therefore have poor performance. Moreover, such a structure lacks the problem of overcoming the frame sync shift. » In addition to the aforementioned related technologies, other related technologies have also been developed. Ren also has other shortcomings due to other factors, which can be briefly described as follows. If the system only has a PO value calculation on the fly, it cannot overcome the _ synchronization offset. Moreover, if the system is pre-EDC, it cannot overcome the lock-off synchronization offset. If the system has the final EDC mechanism, it also has poor performance. If there is a pre-symptom value, it has a higher cost. If the system does not have a domain component between the demodulator and the pre-PI ECC component, the secret cannot overcome the frame lock synchronization offset problem caused by the synchronization data loss, and it will have poor performance due to the correction period on the data buffer. bandwidth. Pre- (the nthefly) indicates that the data is processed before entering the data buffer. SUMMARY OF THE INVENTION Accordingly, it is an object of the present invention to provide an error correction system that avoids the above disadvantages and maintains the above advantages. An embodiment of the present invention discloses a error correction system including: a demodulator for receiving and demodulating original data to generate an _ ECC block; and a pre-edc acknowledgment 7L for demodulating from the demodulation The data of the occult Ecc block performs an EDC action to generate an - EDC result; - a data buffer for storing the Ecc block and the EDC result; - the eigenvalue yields n, the rib is buffered according to the bribe in the data The -codeword of the ECC block in the device generates at least a syndrome value; - Ε (χ decoder, 1334133 for performing an ECC action according to the syndrome value; and an EDC corrector for receiving from the ECC The result of the ECC action of the decoder to correct the EDC result, wherein the syndrome value comprises a PI syndrome value and a !>〇 symptom value of at least: one, the codeword includes a PI codeword and a At least one of the P0 code words. An embodiment of the present invention also discloses a method for error correction corresponding to the device, comprising: (a) receiving and demodulating the pregnancy data to generate an ECC block; according to the ECC block The data is executed by an EDC action to produce an EDC result; c) storing the ECC block and the EDC result; (d) generating at least one symptom based on a stored codeword of the ECC block; (e) performing an ECC action based on the syndrome value; and (f) Correcting the EDC result according to the result of the ECC action; wherein the syndrome value comprises at least one of a PI symptom value and a p〇 symptom value, the code word comprising a PI code word and a p〇 code word At least one of the embodiments of the present invention discloses a error correction system comprising: a demodulator 'for receiving and demodulating original data to generate an E cc block; and a pre-ED c acknowledgment component for Performing an EDC action based on the data from the Ecc block of the demodulator to generate an -EDC result; - a data buffer for storing the ECC block and the EDC result; - a PI ECC decoder, (4) pair The ECC block from the demodulation operator performs a -pi ECC action to correct the error data in the data store and to correct the EDC result according to one of the PIECC actions; a memory component is used to store the The ECC block of the data buffer; a p〇 symptom value a state for generating a PO syndrome value according to one of the ECC blocks in the memory component: a PI syndrome generator for determining the ECC block in the memory component One of the PI code words generates a PI syndrome value; an Ecc decoder for performing at least one Ecc action according to the PI symptom value and the P0 symptom value; and an EDC corrector for using the ECC according to the ECC One of the actions corrects the EDC result. An embodiment of the present invention also discloses a method for error correction corresponding to the device, comprising: (a) receiving and demodulating the original data to generate an ECC block; and (9) according to the ECC region. The block data performs an EDC action to generate an EDC result; (c) stores the ECC block and the EDC result; (d) performs a PIECC action on the ECC block to correct the ECC block and之一 one of the ECC actions corrects the EDC result; (e) stores a portion of the stored ECC block; (f) generates a p〇 symptom based on the stored P0 codeword of the ECC block; Generating a syndrome value according to one of the ECC blocks; (h) according to the PI symptom The value and the p〇 eigenvalue are at least their - ride-ECC action; and (g) Na Ε (the result of one of the χ actions corrects the EDC result. [Embodiment] Some words are used in the 5 children's book and the subsequent application range to refer to the special 7L pieces. It should be understood by those skilled in the art that the hardware manufacturer can use the different names 5 §) to refer to the same component. This specification and subsequent applications The patents and the difference between the g and the g are used as the means of distinguishing the components, and the difference in the force of the components is used as a subtle difference. Face-to-face and subsequent requests 8 include but are not limited to. In addition, "the means of electrical connection. Therefore, the "containment" mentioned in Suda is an "open" language. Therefore, the word "package" should be converted into "direct" and "indirect". Depicting that a first device is coupled to a second device means that the first device can be directly connected to the thief second device, or indirectly connected to the second device through its device or connecting hand & Figure 2 is not in the root of the error correction system of the first embodiment of the present invention. The block diagram is as shown in Fig. 2, and the error is more. The system 11 includes a data buffer ιι〇ι, a demodulator. 1103, an on the fly EDC remnant element 1105 (as described above, the pre-screening data is processed before entering the thief), the symptom value generation state 1107, a symptom value memory 11 〇9, a Ε (χ decoder iιηι, an EDC memory 1113, and an EDC correction device 1115. The demodulator is used to receive and demodulate the original data from the optical disc 1102 to generate an included data, a ρι codeword (ρι codeword) And P 〇 codeword (p Ecodew〇r (^ ECC block. The pre-EDC acknowledgment element 1105 is used to perform an EDC operation based on the data from the demodulator 11〇5 to generate an EDC result. The data buffer n01 is used. To store the ECc block and the Ecc result, the syndrome generator 1107 generates the Π and PO trait values based on the dan code word and the PO code word stored in the data buffer 11 。 1. The symptom value memory 1109 is used. The PI symptom value and the PO symptom value are stored. The ECC decoder 111 is used to store the memory according to the symptom value 1109. The π syndrome value and the p〇 symptom value in the data buffer are corrected for the Ecc block in the data buffer, and the 1> in the symptom value memory 1109 is corrected according to the errata resuit. 1 syndrome value and P〇 syndrome value. EDC memory m3 is used to buffer the EDC result. The EDC corrector 1115 corrects the EDC result based on the errata result from the ECC decoder 1111. 1334133. In this example, 'the lower direction Ecc The action (ie, the error correction action) is directly read from the symptom value memory. In addition, the symptom value memory and the bottle body • Alt body 1113 can be integrated into the bedding buffer UG1, and the change of _ should also be in the present invention. The error correction system can be briefly described as follows: The demodulator listens to the demodulated data and is sent to the pre-EDC confirmation component to sigh the capital, and the result is stored in the (4) buffer. Then, the data of the #foot_code is stored in the data buffer service, and the bottom action is started: the data buffer and the stored EDC wire are read and stored in the EDC memory 1113. The data buffer ηοι has data, PI The ECC block of the P0 code word is read, and the value of the susceptibility According to the PI and PQ codewords, the age of the record is recorded to the essay, and the ECC action in the first direction is performed. If the error data is found in the data buffer n〇1, the error will be corrected and the ECC decoder will be used. The symptom correction circuit in nil, (not shown) updates the corresponding symptom value, and the edc result in the EDC memory 1113 is also updated by the EDC corrector 1115. Then, the Ecc action in the next direction is directly The symptom value of the symptom memory bay is read, and the ECC block in the data buffer=01 is not read and recalculated. The Ecc action in both directions continues until the predetermined number of actions is reached or no more error data exists. Figure 3 illustrates a error correction system in accordance with a second embodiment of the present invention! move

Claims (1)

13341331334133 《备9!0:〇1' 十、申請專利範圍: 1. 一種錯誤更正系統,包含: 一解調器,用以接收並解調原始資料以以產生一 ECC區塊; 一預先EDC確認元件’用以根據來自該解調器的該ecc區塊的 資料施行一 EDC動作以產生一 EDC結果; 一資料緩衝器,用以儲存該ECC區塊和該EDC結果; 一徵狀值產生器,用以根據儲存在該資料緩衝器内的該ECC區塊 的一碼字產生至少一徵狀值; 一 ECC解碼器’用以根據該徵狀值施行一 ECC動作;以及 一 EDC更正器,用以根據來自該ECC解碼器之該ECC動作的一 結果以更正該EDC結果; 其中該徵狀值包含一 PI徵狀值以及一 P〇徵狀值其中至少之一, 該碼字包含一 PI碼字以及一 p〇碼字其中至少之一。 2.如申明專利範圍第1項所述之系統,更包含一徵狀值記憶體以 儲存該徵狀值。 3. 如申請專利範圍第1項所述之系統,更包含一 EDC記憶體以儲 存該EDC結果。 4. 如申請專利翻第1項所述之㈣,其中該原始資料係儲存於 一光碟片。 、 45 5一如申請專利朗第丨項所述之系統,更包含: 預先PI ECC解碼n ’用以對來自該解調器的該Ecc區塊施行 - PIECC動作’以更正該資料儲存器中的錯誤資料,並用以 根據該PIECC冑作之一結果更正該EDC結果。 6.如申請專利範圍第1項所述之系統,更包含: 一吕己憶體70件’用以儲存來自該解調器的該ECC區塊;以及 預先PI ECC解碼器,用以對該記憶體元件中的該ECC區塊施 行一 PI ECC動作; -中賴先EDC癌認元件更在該ρΐΕ(χ動作後職ecc區塊施 行該EDC動作以產生該EDC結果。 7· 一種錯块更正糸統,包含: -解调裔’用以接收並解調原始資料以以產生_Ecc區塊; -預先EDC確認元件,㈣根據來自鑛翻的該ecc區塊的 資料施行一 EDC動作以產生一 EDC結果; -資料緩衝n ’肋儲賴ECC區塊和該EDC結果; -預先pi ecc解碼l謂來自該解調器的該ecc區塊施行 PIECC動作’以更正該資料緩衝器中的錯誤資料,並用以 根據该Π ECC動作之一結果更正該E〇c結果; -記憶體耕,用以儲存來自該㈣緩衝器的該Ecc區塊; 一 P〇錄值赴1,肋滅觀Μ元件巾_ECC區塊之 一 P〇碼字產生一 p〇徵狀值; 1334133 厂’.....你1。: 一 * y [ … 一 H徵狀值產生器’用以根據該記憶體元件中的該ECC區塊之— PI碼字產生一 Η徵狀值; - ECC解碼器,用以根據該pI徵狀值以及該p〇徵狀值至少其 一施行一£CC動作;以及 ’、 EDC更正器’用以根據該ECC動作之一動作更正該結果。 8. 如申請專利範圍第7項所述之系統,更包含一 PI徵狀值記憶體 以儲存該PI徵狀值。 9. 如申料概圍第7频述之系統,更包含-EDC記憶體以儲 存該EDC結果。 10. 如申晴專利範圍第7項所述之系統,其中該原始資料係儲存於 一光碟片。 11 如申請專利範圍第7項所述之系統,其中該記憶體元件被整合 至該資料緩衝器。 12· 一種錯誤更正方法,包含: (a) 接收並解調原始資料以以產生一 ecc區塊; (b) 根據該ECC區塊的資料施行一 EDC動作以產生一 EDC結果; (c) 儲存該ECC區塊和該EDC結果; ⑹根據儲存的該ECC區塊的一碼字產生至少一徵狀值,並儲存 Ιί 科士33-------- ,、<99lW)l) ' · ---- ---- ' - - ------1 該徵狀值; (e) 根據該徵狀值施行一 ECC動作;以及 (f) 根據該ECC動作的結果以更正該EDC結果; 其中該徵狀值包含一 PI徵狀值以及一 p〇徵狀值其中至少之一 該碼字包含一 PI碼字以及一 p〇碼字其中至少之—。 13.如申請專利範圍第12項所述之方法,更包含儲存該步驟 的該EDC結果。 ) H.如申請專利範圍第12項所述之方法,其中該原始資料係儲 於一光碟片。 子 15.如申請專利範圍第12項所述之方法,更包含: 用以對來自該步驟⑻的該ECC區塊施行一 PI ECC動作,以更 正錯誤資料’並用以根據該PIECC動作之一結果更正該Ed 結果。 16.如申請專利範圍第12項所述之方法,更包含: (g) 儲存來自該步驟⑻的該ECC區塊;以及 (h) 對該步驟(g)中儲存的該ECC區塊施行一 PIECC動作; 其中該步驟(h)更在該pi ECC動作後對該步驟(g)中健存的兮 ECC區塊施行該EDc動作以產生該EDC結果。 48 1334133 、 17·—種錯誤更正方法,包含: 、 (a)接收並解調原始資料以以產生一 ECC區塊; (b) 根據該ECC區塊的資料施行一 EDC動作以產生一 EDC結果; (c) 儲存該ECC區塊和該EDC結果; (d) 對该ECC區塊施行一 PI ECC動作,以更正該ECC區塊,並 - 用以根據該PIECC動作之一結果更正該EDC結果; ⑹儲存一部份的該ECC區塊; • (ί)根據儲存的該部份ECC區塊之- P0碼字產生一 p〇徵狀值; (g)根據該部份ECC區塊之一 pi碼字產生一朽徵狀值; ⑻根據該Η徵狀值以及該p〇徵狀值至少其一施行一咖動 作;以及 (g)根據該ECC動作之一結果更正該EDC結果。"Ready 9!0:〇1' X. Patent application scope: 1. A error correction system comprising: a demodulator for receiving and demodulating original data to generate an ECC block; a pre-EDC confirmation component 'Using an EDC action based on data from the ecc block of the demodulator to generate an EDC result; a data buffer for storing the ECC block and the EDC result; a syndrome generator, Generating at least one syndrome value according to a codeword of the ECC block stored in the data buffer; an ECC decoder 'for performing an ECC action according to the syndrome value; and an EDC corrector for using Correcting the EDC result according to a result of the ECC action from the ECC decoder; wherein the syndrome value comprises at least one of a PI symptom value and a P〇 symptom value, the code word comprising a PI code At least one of a word and a p-code word. 2. The system of claim 1, further comprising a symptom value memory for storing the syndrome value. 3. The system of claim 1, further comprising an EDC memory to store the EDC result. 4. If the patent application is referred to in item (4) of item 1, the original data is stored on a disc. 45 5, as in the system described in the patent application, further comprising: pre-PI ECC decoding n 'to perform - PIECC action on the Ecc block from the demodulator to correct the data store Error data and used to correct the EDC results based on one of the results of the PIECC. 6. The system of claim 1, further comprising: a device for storing the ECC block from the demodulator; and a pre-PI ECC decoder for The ECC block in the memory component performs a PI ECC action; the EDC cancer recognition component further performs the EDC action on the ECC block to generate the EDC result. Correcting the system, including: - demodulation d' to receive and demodulate the original data to generate the _Ecc block; - pre-EDC confirmation component, (4) performing an EDC action based on the information from the ecc block of the mine flip Generating an EDC result; - data buffering n' ribs to store ECC blocks and the EDC result; - pre-pi ecc decoding l means that the ecc block from the demodulator performs a PIECC action' to correct the data buffer Error data, and used to correct the E〇c result according to one of the Π ECC actions; - memory ploughing for storing the Ecc block from the (4) buffer; a P 值 record value to 1, ribbing 〇 Component towel _ ECC block P 〇 code word produces a p 〇 symptom value; 1334133 Factory '.....You 1.: a * y [ ... an H symptom generator] is used to generate a symptom based on the PI code word in the ECC block in the memory element; The ECC decoder is configured to perform at least one £CC action according to the pI symptom value and the p〇 symptom value; and the ', EDC corrector' is configured to correct the result according to one of the ECC actions. The system of claim 7, further comprising a PI symptom value memory for storing the PI symptom value. 9. If the system of the seventh aspect of the application is included, the -EDC memory is further included. The system of claim 7, wherein the original data is stored in a disc. The system of claim 7 wherein the memory component is Integration into the data buffer. 12. An error correction method comprising: (a) receiving and demodulating the original data to generate an ecc block; (b) performing an EDC action based on the information of the ECC block to generate a EDC result; (c) storing the ECC block and the EDC result; (6) according to the stored ECC A codeword of the block produces at least one symptom value and stores Ιί士士33-------- , <99lW)l) ' · ---- ---- ' - - -- ----1 the symptom value; (e) performing an ECC action based on the syndrome value; and (f) correcting the EDC result based on the result of the ECC action; wherein the syndrome value includes a PI symptom value And at least one of the codewords includes at least one of a PI codeword and a p〇 codeword. 13. The method of claim 12, further comprising storing the EDC result of the step. H. The method of claim 12, wherein the original data is stored on a disc. The method of claim 12, further comprising: performing a PI ECC action on the ECC block from the step (8) to correct the error data and using the result according to the PIECC action Correct the Ed result. 16. The method of claim 12, further comprising: (g) storing the ECC block from the step (8); and (h) performing one of the ECC blocks stored in the step (g) The PIECC action; wherein the step (h) performs the ECC action on the 兮ECC block that is saved in the step (g) after the pi ECC action to generate the EDC result. 48 1334133, 17--A method for error correction, comprising: (a) receiving and demodulating the original data to generate an ECC block; (b) performing an EDC action based on the information of the ECC block to generate an EDC result. (c) storing the ECC block and the EDC result; (d) performing a PI ECC action on the ECC block to correct the ECC block, and - for correcting the EDC result based on one of the PIECC actions (6) storing a part of the ECC block; • (ί) generating a p〇 value according to the stored - part of the ECC block - P0 code word; (g) according to one of the part of the ECC block The pi code word generates a falsification value; (8) at least one of the 咖 动作 according to the Η 值 value and the p 〇 symptom value; and (g) correcting the EDC result according to one of the ECC actions. 18.如申請專利範圍第17項所述之方法, 的該PI徵狀值。 更包含儲存該步驟(g)中 更包含儲存該步驟(b) 19.如申請專利範圍第17項所述之方法, 中的該EDC結果。 十一、囷式: 49 1334133 ny 9 00OOCN], Λ Λ18. The PI symptom value of the method of claim 17 of the patent application. Further comprising storing the step (g) further comprising storing the step (b) 19. The EDC result in the method of claim 17 of the patent application. XI, 囷: 49 1334133 ny 9 00OOCN], Λ Λ LOlc\Jc\]〜 I ^LOlc\Jc\]~ I ^ #塚1 u33Id 求鸱 Η qocnjs οαω求一ϊ#冢1 u33Id seeking Η qocnjs οαω seeking a ϊ 函9Ϊ嫉 < V CO ο CM C\J 1334133 —c\]' Λ ZM I丄Letter 9Ϊ嫉 < V CO ο CM C\J 1334133 —c\]' Λ ZM I丄 AA lnIScs)〜 s^( ^lnIScs)~ s^( ^ 義一 ΐ ± ΙΤΙδs#〇d <->义一 ΐ ± ΙΤΙδs#〇d <-> Μ .9τ—η嫉 3αω求 Μέ ——> in Ov] 1 333Id^K A— τ I0OOCVJ c V 〇〇 .〇 CM CM 1334133 (9910,0 00¾Μ .9τ—η嫉 3αω求Μέ——> in Ov] 1 333Id^K A— τ I0OOCVJ c V 〇〇 .〇 CM CM 1334133 (9910,0 003⁄4 gtoCN ms 1334133 00900GtoCN ms 1334133 00900 6092 函oom 1334133 r OOZCN]6092 Letter oom 1334133 r OOZCN] 60LO3 醒61觀 1334133 .w r 00s, SILOCS]丄 SCS]丄60LO3 awake 61 view 1334133 .w r 00s, SILOCS]丄 SCS]丄 l<l< ^ <^ < ) V 預先EDC 確認元件 <- A 7 解調器 - l〇 C\J 〇〇 .〇 ί〇 CN Λ 1 ) f ECC解碼器 5 1 2513 醒0Ζ竦 33ωΜ 求 ϊί g <——> ,〇 c\]V Pre-EDC Confirmation Element <- A 7 Demodulator - l〇C\J 〇〇.〇ί〇CN Λ 1 ) f ECC Decoder 5 1 2513 Wake 0Ζ竦33ωΜ Seek g g g <——> ,〇c\] 60¾ 1334133 (9910.01) 七、指定代表圖: (一) 本案指定代表圖為:第(7 )圖。 (二) 本代表圖之元件符號簡單說明: 1101資料緩衝器 1103解調器 1107徵狀值產生器 1109徵狀值記憶體 1111 ECC解碼器 1113 EDC記憶體 1115 EDC更正器 1201預先PIECC解碼器 1203記憶體元件 1600錯誤更正系統 1601非線性EDC確認元件 八、本案若有化學式時,請揭示最能顯示發明特徵的化學603⁄4 1334133 (9910.01) VII. Designated representative map: (1) The representative representative of the case is: (7). (2) A brief description of the component symbols of the representative diagram: 1101 data buffer 1103 demodulator 1107 syndrome generator 1109 syndrome memory 1111 ECC decoder 1113 EDC memory 1115 EDC rectifier 1201 pre-PIECC decoder 1203 Memory Element 1600 Error Correction System 1601 Nonlinear EDC Confirmation Element 8. If there is a chemical formula in this case, please disclose the chemistry that best shows the characteristics of the invention.
TW96114098A 2006-04-21 2007-04-20 Error correction system and related method thereof TWI334133B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US74528106P 2006-04-21 2006-04-21

Publications (2)

Publication Number Publication Date
TW200805298A TW200805298A (en) 2008-01-16
TWI334133B true TWI334133B (en) 2010-12-01

Family

ID=38866043

Family Applications (3)

Application Number Title Priority Date Filing Date
TW96114101A TWI334134B (en) 2006-04-21 2007-04-20 Error correction system and related method thereof
TW96114098A TWI334133B (en) 2006-04-21 2007-04-20 Error correction system and related method thereof
TW96114095A TWI334132B (en) 2006-04-21 2007-04-20 Error correction system and related method thereof

Family Applications Before (1)

Application Number Title Priority Date Filing Date
TW96114101A TWI334134B (en) 2006-04-21 2007-04-20 Error correction system and related method thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
TW96114095A TWI334132B (en) 2006-04-21 2007-04-20 Error correction system and related method thereof

Country Status (2)

Country Link
CN (3) CN100592411C (en)
TW (3) TWI334134B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8560898B2 (en) * 2009-05-14 2013-10-15 Mediatek Inc. Error correction method and error correction apparatus utilizing the method
US9262264B2 (en) * 2013-03-11 2016-02-16 Seagate Technology Llc Error correction code seeding

Also Published As

Publication number Publication date
TW200805298A (en) 2008-01-16
CN101075468A (en) 2007-11-21
CN101059993A (en) 2007-10-24
TW200746078A (en) 2007-12-16
TWI334134B (en) 2010-12-01
TWI334132B (en) 2010-12-01
CN100587831C (en) 2010-02-03
TW200805297A (en) 2008-01-16
CN101059994A (en) 2007-10-24
CN100587832C (en) 2010-02-03
CN100592411C (en) 2010-02-24

Similar Documents

Publication Publication Date Title
JP4261575B2 (en) Error correction processing apparatus and error correction processing method
TWI302650B (en) Improved data retrieval from a storage device using a combined error correction and detection approach
JP6451955B2 (en) System and method for multi-stage soft input decoding
US6363511B1 (en) Device and method for decoding data streams from storage media
TW200823666A (en) Soft-input soft-output decoder for nonvolatile memory
TW201133500A (en) Semiconductor memory system having ECC circuit and method of controlling thereof
JP2001351398A (en) Storage device
JP2012525062A5 (en)
TWI334133B (en) Error correction system and related method thereof
TW201227747A (en) Data writing and reading method, memory controller and memory storage apparatus
TW476932B (en) Decoding system for disk and the method thereof
TWI378463B (en) Method and controller for generating an ecc code for a memory device
US6832042B1 (en) Encoding and decoding system in an optical disk storage device
US6742156B2 (en) Decoding system and method in an optical disk storage device
US7000172B2 (en) Decoding system and method in an optical disk storage device
JP2001056769A (en) Method and device for reading out stored code word
TWI282087B (en) Decoding device in optical disc drive and related decoding method thereof
KR100594002B1 (en) Reed Solomon Decoder with Variable Pipeline Structure
TWI354999B (en) Memory module and writing and reading method there
JP2005512383A (en) Simple decoding method and apparatus
JP4672641B2 (en) Error correction processing apparatus and error correction processing method
JP3221011B2 (en) Error correction method and apparatus
TW457474B (en) DVD data reading device and method
US20040249840A1 (en) Device and method for block code error correction
JP3573588B2 (en) Information reproducing apparatus and information recording / reproducing apparatus

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees