TWI293197B - Semiconductor device and damascene process for fabricating the same - Google Patents
Semiconductor device and damascene process for fabricating the same Download PDFInfo
- Publication number
- TWI293197B TWI293197B TW094142547A TW94142547A TWI293197B TW I293197 B TWI293197 B TW I293197B TW 094142547 A TW094142547 A TW 094142547A TW 94142547 A TW94142547 A TW 94142547A TW I293197 B TWI293197 B TW I293197B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor device
- dielectric layer
- layer
- fabricating
- damascene
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 42
- 238000000034 method Methods 0.000 title claims description 40
- 230000008569 process Effects 0.000 title claims description 36
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 46
- 229910052751 metal Inorganic materials 0.000 claims description 24
- 239000002184 metal Substances 0.000 claims description 24
- 229910052757 nitrogen Inorganic materials 0.000 claims description 23
- 229910052731 fluorine Inorganic materials 0.000 claims description 16
- 239000007789 gas Substances 0.000 claims description 16
- 239000000758 substrate Substances 0.000 claims description 16
- 239000011737 fluorine Substances 0.000 claims description 15
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 claims description 14
- 238000000151 deposition Methods 0.000 claims description 10
- 239000000203 mixture Substances 0.000 claims description 10
- QKCGXXHCELUCKW-UHFFFAOYSA-N n-[4-[4-(dinaphthalen-2-ylamino)phenyl]phenyl]-n-naphthalen-2-ylnaphthalen-2-amine Chemical compound C1=CC=CC2=CC(N(C=3C=CC(=CC=3)C=3C=CC(=CC=3)N(C=3C=C4C=CC=CC4=CC=3)C=3C=C4C=CC=CC4=CC=3)C3=CC4=CC=CC=C4C=C3)=CC=C21 QKCGXXHCELUCKW-UHFFFAOYSA-N 0.000 claims description 10
- 230000008021 deposition Effects 0.000 claims description 8
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 4
- 239000001301 oxygen Substances 0.000 claims description 4
- 229910052760 oxygen Inorganic materials 0.000 claims description 4
- 239000011521 glass Substances 0.000 claims description 3
- QDKSGHXRHXVMPF-UHFFFAOYSA-N 2,2-dimethylundecane Chemical compound CCCCCCCCCC(C)(C)C QDKSGHXRHXVMPF-UHFFFAOYSA-N 0.000 claims 4
- SITVSCPRJNYAGV-UHFFFAOYSA-L tellurite Chemical compound [O-][Te]([O-])=O SITVSCPRJNYAGV-UHFFFAOYSA-L 0.000 claims 2
- 238000003723 Smelting Methods 0.000 claims 1
- ULFHSQLFQYTZLS-UHFFFAOYSA-N difluoroamine Chemical compound FNF ULFHSQLFQYTZLS-UHFFFAOYSA-N 0.000 claims 1
- 125000000118 dimethyl group Chemical group [H]C([H])([H])* 0.000 claims 1
- 150000004141 diterpene derivatives Chemical class 0.000 claims 1
- 229910017051 nitrogen difluoride Inorganic materials 0.000 claims 1
- 238000000059 patterning Methods 0.000 claims 1
- 239000010410 layer Substances 0.000 description 101
- 239000003989 dielectric material Substances 0.000 description 8
- 239000000463 material Substances 0.000 description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 239000000126 substance Substances 0.000 description 6
- 150000004767 nitrides Chemical class 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 3
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 238000001505 atmospheric-pressure chemical vapour deposition Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 238000007517 polishing process Methods 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- 150000003839 salts Chemical class 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- QNRATNLHPGXHMA-XZHTYLCXSA-N (r)-(6-ethoxyquinolin-4-yl)-[(2s,4s,5r)-5-ethyl-1-azabicyclo[2.2.2]octan-2-yl]methanol;hydrochloride Chemical compound Cl.C([C@H]([C@H](C1)CC)C2)CN1[C@@H]2[C@H](O)C1=CC=NC2=CC=C(OCC)C=C21 QNRATNLHPGXHMA-XZHTYLCXSA-N 0.000 description 1
- ZQXCQTAELHSNAT-UHFFFAOYSA-N 1-chloro-3-nitro-5-(trifluoromethyl)benzene Chemical compound [O-][N+](=O)C1=CC(Cl)=CC(C(F)(F)F)=C1 ZQXCQTAELHSNAT-UHFFFAOYSA-N 0.000 description 1
- WBWYXWILSHQILH-UHFFFAOYSA-N 2,2-dimethyldecane Chemical compound CCCCCCCCC(C)(C)C WBWYXWILSHQILH-UHFFFAOYSA-N 0.000 description 1
- 229910052684 Cerium Inorganic materials 0.000 description 1
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- 240000007594 Oryza sativa Species 0.000 description 1
- 235000007164 Oryza sativa Nutrition 0.000 description 1
- 241000282320 Panthera leo Species 0.000 description 1
- 206010036790 Productive cough Diseases 0.000 description 1
- YPDSOAPSWYHANB-UHFFFAOYSA-N [N].[F] Chemical compound [N].[F] YPDSOAPSWYHANB-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000032683 aging Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000003667 anti-reflective effect Effects 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- GWXLDORMOJMVQZ-UHFFFAOYSA-N cerium Chemical compound [Ce] GWXLDORMOJMVQZ-UHFFFAOYSA-N 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000001808 coupling effect Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000002305 electric material Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 150000002221 fluorine Chemical class 0.000 description 1
- 125000001153 fluoro group Chemical group F* 0.000 description 1
- 229940104869 fluorosilicate Drugs 0.000 description 1
- 238000002309 gasification Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000036541 health Effects 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 239000000976 ink Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 239000004570 mortar (masonry) Substances 0.000 description 1
- 239000001272 nitrous oxide Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 235000009566 rice Nutrition 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000000779 smoke Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 210000003802 sputum Anatomy 0.000 description 1
- 208000024794 sputum Diseases 0.000 description 1
- 238000010025 steaming Methods 0.000 description 1
- FIGVVZUWCLSUEI-UHFFFAOYSA-N tricosane Chemical compound CCCCCCCCCCCCCCCCCCCCCCC FIGVVZUWCLSUEI-UHFFFAOYSA-N 0.000 description 1
- 210000000707 wrist Anatomy 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
- H01L21/76808—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02131—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being halogen doped silicon oxides, e.g. FSG
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3144—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31629—Deposition of halogen doped silicon oxide, e.g. fluorine doped silicon oxide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Description
1293197 九、發明說明: 【發明所屬之技術領域】 本發明係有關於一種半導體裝置之製造方法,特別是有關於一種用以 製造半導體裝置之鎮嵌製程,其利用了含氟及氮的介電層。~ 【先前技術】 在先進的半導體技術中,例如高解析度微影製程以及非等向性蝕刻係 顯著地縮減半導體裝置的尺寸大小,而增加了半導體基底上的元件密度。 Φ 為了獲得高密度的積體電路,必須使用低電阻率的導電材料(例如,銅金 屬)以及低介電常數(介電常數(k) <4·0)的絕緣材料,藉以降低相鄰金 屬線之間的電容耦合效應。 一般而言,鑲嵌製程係用於製造具有含銅材料及低介電材料的半導體 裝置。然而,傳統的低介電材料的機械強度較差,例如氟矽酸鹽玻璃 (fluorosilicate glass, FSG)(hydr〇gen silsesqui〇xane? hsq),導致後續進行化學機械研磨(CMP)以去除多餘的銅金屬時,損 及低介電材料。目此,半導體裝置的效能及可靠度會因受損的低介電材料 而降低。 • 、MUr〇}_於美國專利第5,578,530中揭示一種具有含IL的氮化石夕層之 半導體裝置製造方法。此含氟的氮化石夕層因其中含有氟原子而得以降低介 電常數。
Ben—減國專卿6,541,397中揭示—種如何藉由非砂碳層來防 止下方低介電材料層受損的方法。
Tianetal.於美國專利第6,541,柳中揭示—種用以形成堅_氟石夕酸鹽 玻璃的方法’其無需進行額外製程。沉積此氟魏璃係採祕定的氣相化 學物,例如N2、证4、卿、及N2〇等,藉以改善其化學、機械及熱特性。 Xu et al於美國專利第6,777,171中揭示一種用於鑲歲結構之含氟的有 0503-A31057TWF/spin ^ 1293197 機石夕酸鹽層。有射酸鹽層中的氟可降低其本身 的有機魏鹽層的破裂缝可勤賴處理而触之。再者,含敦 、止成Γ另Γ介電材料上額外形成保護層會使得製程複雜化並增加· 造成本。另外’齡·射射不敎概含量 2^、衣 其機械強度的同時,又雉持或降低其介電常數。 疋…、法在改善 【發明内容】 裝置繼細崎造半導趙 的同時’又可維持输降::身身機械強度 ^康上:4之目的,本㈣之—實齡_供—種半導體裝置,其包括: I絲、—輕層及—金麟。介電層餘域底上方且其《有至少一 鑲肷開口,其中介電層至少含有氟及氮且氮含量在職祕的 層係設置於該鑲嵌開口内。、 Μ 又根據上述之另一目的,本發明之一實施例係提供一種用以製造半導 體衣置,鑲=衣私。在一基底上沉積一至少含有氣及氮之介電層,其中介 電層中II含Ϊ在5%至1G%的範圍。瞧_層,以在其.中形成至少一镶 肷開口在"電層上方形成一金屬層並填入镶嵌開口。去除介電層上方^ 多餘的金屬層而留下鑲喪開口中的金屬層。 為讓本發敗上述目的、特徵和優點能更鴨祕,下文特舉較佳實 施例,並配合所附圖式,作詳細說明如下: 、 【實施方式】 ^本發明係有關於-種用以製造半導體裝置之改良的镶錄程,其利用 3氣及氮的’I電層來改善本身機械特性,同時又可維持本身的低介電常數 值0 0503-A31057TWF/spin 1293197 奘詈""丰丁出根據本發明貫施例之具有—低介電常數材料的半導體 :0:=:撕一基底卿一介電層104及-金屬層—。介電 二碰::内層介電⑽)層或—金屬層間介電(酬層,係位於 基底·上’其内部具有至少―鑲嵌開σ谢。此鑲嵌開口浙包括一介層 洞、-溝槽或其组合。一般而言’一擴散轉層或韻刻終止層搬,例如氮 化石夕層,係形成於基底雇與介電層綱之間。金屬層112a,例如銅金屬 層’係形成於鑲嵌開〇 107内,用以作為一内連線。再者,一金屬阻障薄 層(未緣不),例如氮化鈦(TiN),通常會在形成金屬層112a之前,順 應性形成於鑲嵌開口 107内表面。在本實施例中,介電層⑽係包括一低 介電常數⑴材料,例如有機石夕酸鹽玻璃(org_ilicateglass,_。特 別的疋;丨電層1G4至4合有氟和氮,其含量分別在5%至贈。的範圍,以提 供較佳的機械特性,同時維持了低介電常數值。 第1A至1F圖係繪示出根據本發明實施例之用以製造半導體裝置之雙 賴製程顧示意®。游照第1A ®,提供—基底⑽,例如㊉基底或: 他半導體基底。基底觸中可包含各種不同的元件,例如電晶體、電阻了 及其他習用的半導體元件。再者,基底卿亦可包含其他導電層。典型的 導電層包括-金屬材料,例如銅金屬,其通常用於半導體工業中連接基底 上分離的半導體裝置。此處為了簡化圖式,僅以一平整基底表示之。 接下來,一钱刻終止層或是擴散阻障層1〇2係沉積於基底1〇〇上,以 在後續的_及烟f程觸,健下方的導電層(树示)而免於受損 或是污染。飯刻終止層102係包括氮化石夕,例如藉由電漿輔助化學氣ς沉 積(PECVD)形成之’並姻石夕烧(SiH4)及氨氣(逝3)作為製程混人 氣體。 ° 接下來,介電層104係沉積於钱刻終止層1〇2上,以作為一辽力層戋 一 IMD層。介電層1〇4可藉由習知沉積▲術形成之,例如電漿輔助化^氣 相沉積(PECVD)、低壓化學氣相沉積(LPCVD)、常壓化學氣相沉積 0503-A31057TWF/spm 7 1293197
(APCVD)、高紐細哮録_⑽pcvD)、鱗他適當的化學 氣^積。介θ電層1〇4通常包括一低介電材料,例如有機石夕酸鹽玻璃 (),以提供較低的RC時間延遲常數(電阻-電容)。然而,如之前 所述’低介電材料的機械特性較差,以致於在後續的研磨製程中損及正〇 層或細層。為了改善介電層施的機械特性,可在其中推來盆 麵特性。而須注意的是介電層麻的介電常數會隨著氮含量的增加而增 加。因此’若存在過量氮含量,半導體裝置的效能會因為此延遲效庫而^ 低。因此介電層104必須具有適當的氮含量。在本實施例中,氮含量在抓 至10%的範圍。另外,為傷低含氮的介電層谢的介電常數,可進一步 掺雜於其巾。關樣齡意岐存麵量的氣相魏析歧象而造1 二不穩定的介電層。因此’介電層謝同樣必須具有適當的氣含量。在本 貫施例中,氟含量在5%至10%的範圍。
在本實施例中,含纽氮的介電層104可藉由習知咖製程形成之, 其中所使_製程混合《包括三甲基魏(SiC3HiQ)氣體、氧氣(〇2) 及三氟化氮(_。製程混合氣體可選擇性加人—惰性氣體,例如氦氣㈤ .或氬氣(Ar)。再者,其他的製程條件還包括在2至杨订範圍的沉積製程 墨力以及在2〇〇t至4贼的範圍的沉積製程溫度,而較佳的製程温度微 350°C。特別的是三氟化氮與三甲基魏之流量比為〇·5:ι。在另 中,三I饿與三甲基魏之流量tt壯卜 、 在侧終止層102上形成介電層辦之後,可選擇性地在介電層刚 上形成-抗反騎(未料)。該抗雜層包括由CVD製輯形成之氮氧 化石夕(SiON) ’亚姻如魏、氧氣及氮氣等氣體作為製程混合氣體。一 罩幕層(未緣示),例如-光阻層,係形成於介電層1〇4之上,接著再對 軍幕層施以微影製程,以形成一罩幕圖案層⑽,其具有至少一開口騎 以露出-部份的介電層1〇6,用以供定義镶喪開口之用。 接下來’請參照第IB ®,_罩幕圖案層1%作為-細罩幕,以對 〇5〇3^A31057TWF/spin 1293197 〃电層1〇4進行傳統飯刻製程,例如反絲子侧⑽),以在其中形成 —開口 104a。開口 104a可為一介層洞或接觸窗。 ,在藉由適當溶液或是電漿剥除法去除罩幕圖案層娜之後,一填充材 料(未繪示),例如一底層抗反射材料層(barc),係形成於介電層綱 上方並填入開口腕。之後,可齡乾靖使填充材料層向下凹陷而在開 〇難的下半部形成一犧牲層⑽,如第lc圖所示。接著,—第二罩幕圖 案層110,例如-光阻層,係藉由微影製程形成於介電層綱上,其具有至 少-開σ施位於開口 1G4a上方,用以供定義鑲嵌開口之用。 • 接下來,讀參照第1D K ’钱刻位於開口 ll〇a下方的介電層104以及 犧牲層108,以在開口 104a上方形成一溝槽開口獅並露出位於開口触 底部的兹刻終止f 102。溝槽開口 104b及其下方的開口购係構成一雙镶 嵌開口 107。 在去除罩幕圖案層110之後,可藉由濕姓刻或乾_去除開口馳底 部露出的侧終止層102。接著,一金屬層112,例如銅金屬、链金屬或其 他習用内連線材料,係形成於介電層104上並填入鑲嵌開口 1〇7中,如第 1E圖所不。此金屬層112可藉由化學氣相沉積、濺鍍法、蒸鐘法、電化學 電鍍法(ECD)及其他類似技術所形成之。 •最後,請參照第1F圖,藉由研磨製程,例如化學機械研磨(CMp), 將介電層104上方多餘的金屬層112去除,以在鑲嵌開口 1〇7内留下一部 分的金屬層112a作為内連線並完成半導體裝置中内連線結構之製作。 睛參照第2及3圖’其中第2圖係緣示出不同介電層之沉積溫度(ρ〇) 與硬度(GPa)之關係曲線圖’而第3圖係緣示出不同介電層之沉積溫度(。〇) 與介電常數(k)之關係曲線圖。在第2及3圖中,曲線A係表示不含氮及 氟的OSG介電層,而曲線B及C係表示由三甲基矽烷與三氟化氮组成之製 程混合氣體所形成的之OSG介電層,其中三氟化氮與三曱基矽烷流量比分 別為0.5:1 (曲線B)以及1:1 (曲線c)。由第2圖可知,曲線b及C所 9 0503-A31057TWF/spin 1293197 呈現出的硬度高於轉A。亦即,含氮及氟的⑽ 佳的機械概。再者,由第3 ,錄A、B及c ===車: 數㈦。亦即,以氮來提升本身的機械特性的同時 氣 電層仍可維持其低的介電常數。 虱及鼠的OSG介 止研Μ 的氮含量’ _由提升本身機械特性而防 _到損害。再者,由於介電層顺又具有適當的氟含量, 故以見來提升本拍機械雜的同時,仍可維持其本身低的介電常數。 第2^鱗示出不时電層之施加電場(贿㈣與漏電流密度 J二 > 之_、糊。如先前所述,鱗a係表林含氮及氟的⑽ ㈣線BAC絲示由三甲基魏與三氟錄組成之製程混合氣 體斤形成的之〇SG介電層,其中三氟化氮與三甲基魏流量比分別為〇 Η 以及1:1 (曲線c)。由第4圖可知,曲線所呈現出的漏 包心、度低於曲線A。卿,含氮及貌的〇SG介電層可進一步改善其電特 性〇 , 〜、: 因此’可利用-具有適當氮含量及氟含量的介電層作為肋或細層 來提升半導職置之效能及可級。再者,根據本發明,並不冑要在· 電材料層上方麟形成—保護層,可簡化製程步驟及降低製造成本。 雖然本發日月已以較佳實施例揭露如上,然其並非用以限定本發明,任 何熟習此項技藝者,在不脫離本發明之精神和範_,當可作更動與潤飾, 因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。 〇503-A31057TWF/spin 10 1293197 « ^ 【圖式簡單說明】 第1A至1F圖係繪示出根據本發明實施例之用以製造半導體裝置之雙 鑲嵌製程剖面示意圖。 第2圖係繪示出不同介電層之沉積溫度與硬度之關係曲線圖。 第3圖係繪示出不同介電層之沉積溫度與介電常數之關係曲線圖。 第4圖係繪示出不同介電層之施加電場與漏電流密度之關係曲線圖。 【主要元件符號說明】 100〜基底; • 102〜姓刻終止層; 104〜介電層; 104a、106a、110a〜開口; 104b〜溝槽開口; 106、110〜罩幕圖案層; 107〜鑲嵌開口; Γ08〜犧牲層; 112、112a〜金屬層。 0503-A31057TWF/spin 11
Claims (1)
1293197
十、申請專利範圍: 1·一種用以製造半導體裝置之鑲嵌製程,包括: 量 在-基底上_-至少含魏及氮之介電層,射該介電層 在5%至10%的範圍; 圖案化該介電層,以在其中形成至少一鑲嵌開口; 在該介電層上方形成一金屬層並填入該鑲嵌開口;以及 去除該介電層上方之該金屬層而留下該鑲嵌開口中的該金屬層。 2·如申請專利範圍第丨項所述之用以製造半導體裝置之鑲嵌製程,其中 該介電層中的氟含量在5%至1〇%的範圍。 3·如申請專利範圍第1項所述之用以製造半導體裝置之鑲嵌製程,其中 該介電層為一有機矽酸鹽玻璃層。· 4_如申請專利範圍第1項所述之用以製造半導體裝置之鑲嵌製程,其中 藉由一含有三氟化氮(NFS)的製程混合氣體來沉積該介電層。 5·如申睛專利範圍第4項所述之用以製造半導體裝置之鑲嵌製程,其中 該製程混合氣體更包括三甲基矽烷(SiC3HlG)及氧。 6.如申請專利範圍第5項所述之用以製造半導體裝置之鑲嵌製程,其中 該二氟化氮與該二甲基石夕烧之流量比為〇·5:ι。 7·如申請專利範圍第5項所述之用以製造半導體裝置之鑲嵌製程.,其中 該三氟化氮與該三甲基矽烷之流量比為1:1。 8.如申請專利範圍第丨項所述之用以製造半導體裝置之鑲嵌製程,其中 沉積該介電層之製程壓力在2至4Τογγ的範圍。 9·如申請專利範圍第1項所述之用以製造半導體裝置之鑲嵌製程,其中 沉積該介電層之製程溫度在2〇〇°C至400°C的範圍。 1〇·如申請專利範圍第1項所述之用以製造半導體裝置之鑲嵌製程,其 中該鑲嵌開口包括一介層洞或一溝槽。 11.一種半導體裝置,包括: 0503-A31057TWF/spin 12 1293197 一基底; 一介電層,位於該基底上方且其内具有至少一鑲嵌開口,其中該介電 層至少含有氟及氮且氮含量在5%至10%的範圍;以及 一金屬層,設置於該鑲嵌開口内。 12. 如申請專利範圍第11項所述之半導體裝置,其中該介電層中的氟含 量在5%至10%的範圍。 13. 如申請專利範圍第11項所述之半導體裝置,其中該介電層為一有機 矽酸鹽玻璃層。 14. 如申請專利範圍第11項所述之半導體裝置,其中該介電層之沉積係 使用一含有三氟化氮(NF3)的製程混合氣體來。 15. 如申請專利範圍第14項所述之半導體裝置,其中其中該製程混合氣 體更包括三甲基矽烷(SiC3H10)及氧。 16. 如申請專利範圍第15項所述之半導體裝置,其中其中該三氟化氮與 該二曱基梦烧之流ϊ比為0.5:1。 17. 如申請專利範圍第15項所述之半導體裝置,其中其中該三氟化氮與 該三甲基矽烷之流量比為1:1。 18. 如申請專利範圍第11項所述之半導體裝置,其中該介電層之沉積之 沉積係使用2至4Torr的範圍之製程壓力在。 19. 如申請專利範圍第11項所述之半導體裝置,其中該介電層之沉積係 使用200°C至400°C的範圍之製程溫度。 20. 如申請專利範圍第11項所述之半導體裝置,其中該鑲嵌開口包括一 介層洞或一溝槽。 0503-A31057TWF/spin 13
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/166,237 US20060292859A1 (en) | 2005-06-27 | 2005-06-27 | Damascene process using dielectic layer containing fluorine and nitrogen |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200701393A TW200701393A (en) | 2007-01-01 |
TWI293197B true TWI293197B (en) | 2008-02-01 |
Family
ID=37568107
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094142547A TWI293197B (en) | 2005-06-27 | 2005-12-02 | Semiconductor device and damascene process for fabricating the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US20060292859A1 (zh) |
TW (1) | TWI293197B (zh) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3282769B2 (ja) * | 1994-07-12 | 2002-05-20 | ソニー株式会社 | 半導体装置の製造方法 |
US6541400B1 (en) * | 2000-02-09 | 2003-04-01 | Novellus Systems, Inc. | Process for CVD deposition of fluorinated silicon glass layer on semiconductor wafer |
US6372661B1 (en) * | 2000-07-14 | 2002-04-16 | Taiwan Semiconductor Manufacturing Company | Method to improve the crack resistance of CVD low-k dielectric constant material |
US6777171B2 (en) * | 2001-04-20 | 2004-08-17 | Applied Materials, Inc. | Fluorine-containing layers for damascene structures |
US6905968B2 (en) * | 2001-12-12 | 2005-06-14 | Applied Materials, Inc. | Process for selectively etching dielectric layers |
US6541397B1 (en) * | 2002-03-29 | 2003-04-01 | Applied Materials, Inc. | Removable amorphous carbon CMP stop |
-
2005
- 2005-06-27 US US11/166,237 patent/US20060292859A1/en not_active Abandoned
- 2005-12-02 TW TW094142547A patent/TWI293197B/zh active
Also Published As
Publication number | Publication date |
---|---|
TW200701393A (en) | 2007-01-01 |
US20060292859A1 (en) | 2006-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6255217B1 (en) | Plasma treatment to enhance inorganic dielectric adhesion to copper | |
TWI271841B (en) | Dual damascene with via liner and method for fabricating the same | |
TWI302336B (en) | Semiconductor structure | |
US7176571B2 (en) | Nitride barrier layer to prevent metal (Cu) leakage issue in a dual damascene structure | |
TWI360181B (en) | Semiconductor device and fabrication method thereo | |
TWI304618B (en) | Low temperature method for minimizing copper hillock defects | |
US8404582B2 (en) | Structure and method for manufacturing interconnect structures having self-aligned dielectric caps | |
US20020001952A1 (en) | Non metallic barrier formations for copper damascene type interconnects | |
US20120142188A1 (en) | Anchored damascene structures | |
TW200809923A (en) | Dual-damascene process to fabricate thick wire structure | |
KR20000017062A (ko) | 상호 접속 구조 및 그 제조 방법 | |
TW200539303A (en) | Semiconductor device and method for forming conductive path | |
TW567530B (en) | Manufacturing method semiconductor integrated circuit including simultaneous formation of via hole reaching metal wiring and concave groove in interlayer film and semiconductor integrated circuit manufactured with the manufacturing method | |
TW200411765A (en) | Improved etch stop layer | |
CN1317745C (zh) | 形成阻障层的方法与结构 | |
US7179734B2 (en) | Method for forming dual damascene pattern | |
CN107871670A (zh) | 半导体器件及其制造方法 | |
TW415028B (en) | Dual damascene process | |
TWI293197B (en) | Semiconductor device and damascene process for fabricating the same | |
US7256122B2 (en) | Method of fabricating semiconductor device | |
JP2004179605A (ja) | アルミニウム金属配線形成方法 | |
US20120146225A1 (en) | Damascene structure | |
TWI285939B (en) | Semiconductor device and method for forming interconnect structure and integrated copper process | |
JP4052623B2 (ja) | 半導体装置の製造方法 | |
JP4207113B2 (ja) | 配線構造の形成方法 |