TWI263058B - Wrapper testing circuits and method thereof for system-on-a-chip - Google Patents

Wrapper testing circuits and method thereof for system-on-a-chip

Info

Publication number
TWI263058B
TWI263058B TW093141234A TW93141234A TWI263058B TW I263058 B TWI263058 B TW I263058B TW 093141234 A TW093141234 A TW 093141234A TW 93141234 A TW93141234 A TW 93141234A TW I263058 B TWI263058 B TW I263058B
Authority
TW
Taiwan
Prior art keywords
control signals
test
signals
delivering
chip
Prior art date
Application number
TW093141234A
Other languages
English (en)
Other versions
TW200622267A (en
Inventor
Yeong-Jar Chang
Wen-Ching Wu
Kun-Lun Luo
Chia-Jen Lee
Original Assignee
Ind Tech Res Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ind Tech Res Inst filed Critical Ind Tech Res Inst
Priority to TW093141234A priority Critical patent/TWI263058B/zh
Priority to US11/140,745 priority patent/US20060156104A1/en
Publication of TW200622267A publication Critical patent/TW200622267A/zh
Application granted granted Critical
Publication of TWI263058B publication Critical patent/TWI263058B/zh
Priority to US11/819,464 priority patent/US7506231B2/en

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
TW093141234A 2004-12-29 2004-12-29 Wrapper testing circuits and method thereof for system-on-a-chip TWI263058B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
TW093141234A TWI263058B (en) 2004-12-29 2004-12-29 Wrapper testing circuits and method thereof for system-on-a-chip
US11/140,745 US20060156104A1 (en) 2004-12-29 2005-06-01 Wrapper testing circuits and method thereof for system-on-a-chip
US11/819,464 US7506231B2 (en) 2004-12-29 2007-06-27 Wrapper testing circuits and method thereof for system-on-a-chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW093141234A TWI263058B (en) 2004-12-29 2004-12-29 Wrapper testing circuits and method thereof for system-on-a-chip

Publications (2)

Publication Number Publication Date
TW200622267A TW200622267A (en) 2006-07-01
TWI263058B true TWI263058B (en) 2006-10-01

Family

ID=36654707

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093141234A TWI263058B (en) 2004-12-29 2004-12-29 Wrapper testing circuits and method thereof for system-on-a-chip

Country Status (2)

Country Link
US (2) US20060156104A1 (zh)
TW (1) TWI263058B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI384244B (zh) * 2008-04-14 2013-02-01 Ind Tech Res Inst 可控制階層式測試架構之測試裝置與方法
TWI736721B (zh) * 2017-12-13 2021-08-21 英業達股份有限公司 連接器的腳位連接測試系統及其方法

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7657790B2 (en) * 2006-04-05 2010-02-02 Texas Instruments Incorporated Scan frame based test access mechanisms
WO2007049172A1 (en) * 2005-10-24 2007-05-03 Nxp B.V. Ic testing methods and apparatus
DE602006013339D1 (de) * 2005-10-24 2010-05-12 Nxp Bv Ic-testverfahren und vorrichtung
CN101297207B (zh) * 2005-10-24 2012-03-28 Nxp股份有限公司 Ic测试方法及设备
JP2009515160A (ja) * 2005-11-02 2009-04-09 エヌエックスピー ビー ヴィ 集積回路検査方法及び装置
US7519884B2 (en) 2006-06-16 2009-04-14 Texas Instruments Incorporated TAM controller for plural test access mechanisms
US8427478B2 (en) * 2008-01-25 2013-04-23 Hewlett-Packard Development Company, L.P. Displaying continually-incoming time series that uses overwriting of one portion of the time series data while another portion of the time series data remains unshifted
US8296694B1 (en) 2009-12-30 2012-10-23 Cadence Design Systems, Inc. System and method for automated synthesis of circuit wrappers
JP2011149775A (ja) * 2010-01-20 2011-08-04 Renesas Electronics Corp 半導体集積回路及びコアテスト回路
US9043665B2 (en) 2011-03-09 2015-05-26 Intel Corporation Functional fabric based test wrapper for circuit testing of IP blocks
US8793095B2 (en) 2011-03-09 2014-07-29 Intel Corporation Functional fabric-based test controller for functional and structural test and debug
US8522189B2 (en) 2011-03-09 2013-08-27 Intel Corporation Functional fabric based test access mechanism for SoCs
TWI466124B (zh) * 2011-05-27 2014-12-21 Realtek Semiconductor Corp 測試系統
EP2748622B1 (en) * 2012-05-10 2016-08-10 Telefonaktiebolaget LM Ericsson (publ) Method for testing a multi-chip system or a single chip and system thereof
US8732632B1 (en) 2013-03-15 2014-05-20 Cadence Design Systems, Inc. Method and apparatus for automated extraction of a design for test boundary model from embedded IP cores for hierarchical and three-dimensional interconnect test
US9154217B1 (en) * 2013-10-29 2015-10-06 Anokiwave, Inc. Direct conversion remote satellite communications terminal
CN105117314B (zh) * 2015-07-07 2017-07-11 福州瑞芯微电子股份有限公司 一种Memory模块的验证方法及系统
US9568551B1 (en) * 2015-09-16 2017-02-14 Freescale Semiconductor, Inc. Scan wrapper circuit for integrated circuit
DE102020216218A1 (de) 2020-12-18 2022-06-23 Robert Bosch Gesellschaft mit beschränkter Haftung Vorrichtung zum Testen einer integrierten Schaltung
US11675589B2 (en) * 2021-09-01 2023-06-13 Micron Technology, Inc. Serial interfaces with shadow registers, and associated systems, devices, and methods

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5889788A (en) * 1997-02-03 1999-03-30 Motorola, Inc. Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation
US6687865B1 (en) * 1998-03-25 2004-02-03 On-Chip Technologies, Inc. On-chip service processor for test and debug of integrated circuits
US6249893B1 (en) * 1998-10-30 2001-06-19 Advantest Corp. Method and structure for testing embedded cores based system-on-a-chip
US6385757B1 (en) * 1999-08-20 2002-05-07 Hewlett-Packard Company Auto design of VLIW processors
US6587979B1 (en) * 1999-10-18 2003-07-01 Credence Systems Corporation Partitionable embedded circuit test system for integrated circuit
US6877122B2 (en) * 2001-12-21 2005-04-05 Texas Instruments Incorporated Link instruction register providing test control signals to core wrappers
US6701476B2 (en) * 2001-05-29 2004-03-02 Motorola, Inc. Test access mechanism for supporting a configurable built-in self-test circuit and method thereof
US7080299B2 (en) * 2003-02-03 2006-07-18 Arm Limited Resetting latch circuits within a functional circuit and a test wrapper circuit
US7409611B2 (en) * 2003-06-27 2008-08-05 Texas Instruments Incorporated Wrapper instruction/data register controls from test access or wrapper ports
US7290186B1 (en) * 2003-09-16 2007-10-30 Virage Logic Corporation Method and apparatus for a command based bist for testing memories
US7203873B1 (en) * 2004-06-04 2007-04-10 Magma Design Automation, Inc. Asynchronous control of memory self test
US7404129B2 (en) * 2004-08-20 2008-07-22 Texas Instruments Incoporated TAP IR control with TAP/WSP or WSP DR control

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI384244B (zh) * 2008-04-14 2013-02-01 Ind Tech Res Inst 可控制階層式測試架構之測試裝置與方法
TWI736721B (zh) * 2017-12-13 2021-08-21 英業達股份有限公司 連接器的腳位連接測試系統及其方法

Also Published As

Publication number Publication date
US20060156104A1 (en) 2006-07-13
US7506231B2 (en) 2009-03-17
US20070255986A1 (en) 2007-11-01
TW200622267A (en) 2006-07-01

Similar Documents

Publication Publication Date Title
TWI263058B (en) Wrapper testing circuits and method thereof for system-on-a-chip
CN105183129B (zh) 用于热插塞检测的功率节省
US8397238B2 (en) Thread allocation and clock cycle adjustment in an interleaved multi-threaded processor
TW200721459A (en) Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage
TW200615944A (en) Memory hub tester interface and method for use thereof
TW200739604A (en) Apparatus and method for adjusting an operating parameter of an integrated circuit
TW200700945A (en) Self-test circuitry to determine minimum operating voltage
TWI257099B (en) Integrated circuit device for providing selectively variable write latency and method thereof
EP3125430B1 (en) Double sampling state retention flip-flop
WO2002048722A3 (en) Data synchronization for a test access port
WO2012116173A1 (en) Integrated circuit testing with power collapsed
TW200742255A (en) Output driver that operates both in a differential mode and in a single mode
MX2009005584A (es) Metodo y aparato para reconocer una llamada de subrutina.
GB2456993A (en) Reducing idle leakage power in an IC
ATE436029T1 (de) Analog-ic mit testanordnung und testverfahren für ein solches ic
US9293224B1 (en) Double data rate in parallel testing
TW200717276A (en) Development of assertions for integrated circuit design simulation
WO2008121426A3 (en) Testing for sram memory data retention
TW200608030A (en) Testing method and testing circuit for a semiconductor device
TW200631025A (en) Method and system for timing measurement of embedded macro module
Iyengar et al. A unified approach for SOC testing using test data compression and TAM optimization
WO2011119405A3 (en) Method and circuit for testing and characterizing high speed signals using an on-chip oscilloscope
US8806416B1 (en) Method and circuit to implement a static low power retention state
US8743653B1 (en) Reducing dynamic power consumption of a memory circuit
Oruganti et al. Design of a power efficient SPI interface