TWI257132B - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor deviceInfo
- Publication number
- TWI257132B TWI257132B TW093119277A TW93119277A TWI257132B TW I257132 B TWI257132 B TW I257132B TW 093119277 A TW093119277 A TW 093119277A TW 93119277 A TW93119277 A TW 93119277A TW I257132 B TWI257132 B TW I257132B
- Authority
- TW
- Taiwan
- Prior art keywords
- oxide film
- semiconductor device
- high voltage
- gate oxide
- voltage region
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 6
- 238000004519 manufacturing process Methods 0.000 title abstract 3
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 238000005530 etching Methods 0.000 abstract 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 abstract 1
- 150000004767 nitrides Chemical class 0.000 abstract 1
- 235000011007 phosphoric acid Nutrition 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Weting (AREA)
- Local Oxidation Of Silicon (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030098846A KR100612557B1 (ko) | 2003-12-29 | 2003-12-29 | 반도체 소자의 제조 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200522217A TW200522217A (en) | 2005-07-01 |
TWI257132B true TWI257132B (en) | 2006-06-21 |
Family
ID=34698659
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW093119277A TWI257132B (en) | 2003-12-29 | 2004-06-30 | Method for manufacturing semiconductor device |
Country Status (5)
Country | Link |
---|---|
US (1) | US20050142764A1 (zh) |
JP (1) | JP4401250B2 (zh) |
KR (1) | KR100612557B1 (zh) |
CN (1) | CN100355041C (zh) |
TW (1) | TWI257132B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100539083C (zh) * | 2007-05-21 | 2009-09-09 | 中芯国际集成电路制造(上海)有限公司 | 闪存器件的制造方法 |
KR101175148B1 (ko) * | 2010-10-14 | 2012-08-20 | 주식회사 유진테크 | 3차원 구조의 메모리 소자를 제조하는 방법 및 장치 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6023085A (en) * | 1997-12-18 | 2000-02-08 | Advanced Micro Devices, Inc. | Core cell structure and corresponding process for NAND-type high performance flash memory device |
TW374939B (en) * | 1997-12-19 | 1999-11-21 | Promos Technologies Inc | Method of formation of 2 gate oxide layers of different thickness in an IC |
JP3194370B2 (ja) * | 1998-05-11 | 2001-07-30 | 日本電気株式会社 | 半導体装置とその製造方法 |
US6165918A (en) * | 1999-05-06 | 2000-12-26 | Integrated Device Technology, Inc. | Method for forming gate oxides of different thicknesses |
KR100414211B1 (ko) * | 2001-03-17 | 2004-01-07 | 삼성전자주식회사 | 모노스 게이트 구조를 갖는 비휘발성 메모리소자 및 그제조방법 |
JP3719192B2 (ja) * | 2001-10-26 | 2005-11-24 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
US6818514B2 (en) * | 2003-02-26 | 2004-11-16 | Silterra Malaysia Sdn. Bhd. | Semiconductor device with dual gate oxides |
-
2003
- 2003-12-29 KR KR1020030098846A patent/KR100612557B1/ko not_active IP Right Cessation
-
2004
- 2004-06-28 JP JP2004189423A patent/JP4401250B2/ja not_active Expired - Fee Related
- 2004-06-28 US US10/878,173 patent/US20050142764A1/en not_active Abandoned
- 2004-06-30 TW TW093119277A patent/TWI257132B/zh not_active IP Right Cessation
- 2004-08-10 CN CNB2004100565785A patent/CN100355041C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN1638063A (zh) | 2005-07-13 |
CN100355041C (zh) | 2007-12-12 |
TW200522217A (en) | 2005-07-01 |
US20050142764A1 (en) | 2005-06-30 |
JP4401250B2 (ja) | 2010-01-20 |
KR100612557B1 (ko) | 2006-08-11 |
KR20050067824A (ko) | 2005-07-05 |
JP2005197636A (ja) | 2005-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6998318B2 (en) | Method for forming short-channel transistors | |
TW200625468A (en) | A method for making a semiconductor device having a high-k gate dielectric layer and a metal gate electrode | |
WO2005050713A3 (en) | High-voltage transistors on insulator substrates | |
CN104347418A (zh) | Mos晶体管的形成方法 | |
TW200721491A (en) | Semiconductor structures integrating damascene-body finfet's and planar devices on a common substrate and methods for forming such semiconductor structures | |
WO2008027027A3 (en) | Transistor with fluorine treatment | |
TW200634987A (en) | CMOS transistor junction regions formed by a CVD etching and deposition sequence | |
EP1434282A3 (en) | Protective layer for an organic thin-film transistor | |
WO2004064172A3 (en) | An enhancement mode metal-oxide-semiconductor field effect transistor and method for forming the same | |
TW200715380A (en) | Process for lateral disjonting of a semiconductor wafer and opto-electronic element | |
SG125099A1 (en) | Semiconductor device and method for manufacturing the same | |
WO2005094534A3 (en) | A semiconductor device having a silicided gate electrode and method of manufacture therefor | |
WO2004040655A3 (en) | Semiconductor component and method of manufacture | |
TW200503076A (en) | III-V compound semiconductor crystal and method for production thereof | |
TW200509244A (en) | A selective etch process for making a semiconductor device having a high-k gate dielectric | |
TW200633026A (en) | Semiconductor device manufacturing method and ion implanter used therein | |
TW200715554A (en) | Silicided regions for N metal oxide semiconductor and P metal oxide semiconductor devices and method for the same | |
TW200518283A (en) | Method of manufacturing flash memory device | |
TWI257132B (en) | Method for manufacturing semiconductor device | |
TWI256108B (en) | Method for manufacturing semiconductor device | |
US20080026517A1 (en) | Method for forming a stressor layer | |
US7344951B2 (en) | Surface preparation method for selective and non-selective epitaxial growth | |
TW200607096A (en) | Thin film transistor device and method of manufacturing the same | |
EP1347503A3 (en) | Semiconductor device and method for manufacturing the same | |
US7279351B2 (en) | Method of passivating semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |