TWI253651B - Memory controller emulator - Google Patents

Memory controller emulator Download PDF

Info

Publication number
TWI253651B
TWI253651B TW091103213A TW91103213A TWI253651B TW I253651 B TWI253651 B TW I253651B TW 091103213 A TW091103213 A TW 091103213A TW 91103213 A TW91103213 A TW 91103213A TW I253651 B TWI253651 B TW I253651B
Authority
TW
Taiwan
Prior art keywords
memory
output
memory controller
data
coupled
Prior art date
Application number
TW091103213A
Other languages
English (en)
Chinese (zh)
Inventor
Michael B Raynham
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Application granted granted Critical
Publication of TWI253651B publication Critical patent/TWI253651B/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G11C29/56004—Pattern generation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
TW091103213A 2001-05-03 2002-02-22 Memory controller emulator TWI253651B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/848,019 US6978352B2 (en) 2001-05-03 2001-05-03 Memory controller emulator for controlling memory devices in a memory system

Publications (1)

Publication Number Publication Date
TWI253651B true TWI253651B (en) 2006-04-21

Family

ID=25302123

Family Applications (1)

Application Number Title Priority Date Filing Date
TW091103213A TWI253651B (en) 2001-05-03 2002-02-22 Memory controller emulator

Country Status (3)

Country Link
US (1) US6978352B2 (enExample)
JP (1) JP2002366447A (enExample)
TW (1) TWI253651B (enExample)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040201968A1 (en) * 2003-04-09 2004-10-14 Eric Tafolla Multi-bank memory module
US7188208B2 (en) * 2004-09-07 2007-03-06 Intel Corporation Side-by-side inverted memory address and command buses
US20060247905A1 (en) * 2005-04-29 2006-11-02 Vikas Agrawal System, method and apparatus for placing and routing
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US7580312B2 (en) 2006-07-31 2009-08-25 Metaram, Inc. Power saving system and method for use with a plurality of memory circuits
US7590796B2 (en) 2006-07-31 2009-09-15 Metaram, Inc. System and method for power management in memory systems
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US7386656B2 (en) 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US7392338B2 (en) 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US7609567B2 (en) * 2005-06-24 2009-10-27 Metaram, Inc. System and method for simulating an aspect of a memory circuit
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
WO2007028109A2 (en) 2005-09-02 2007-03-08 Metaram, Inc. Methods and apparatus of stacking drams
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
EP2054803A4 (en) * 2006-07-31 2009-10-21 Metaram Inc MEMORY SWITCHING SYSTEM AND METHOD
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
WO2010144624A1 (en) * 2009-06-09 2010-12-16 Google Inc. Programming of dimm termination resistance values
KR101742892B1 (ko) 2012-11-30 2017-06-01 인텔 코포레이션 다중 사이클 명령에 의한 메모리 디바이스 액세스를 위한 장치, 방법 및 시스템
JP6910739B2 (ja) * 2018-03-05 2021-07-28 東芝情報システム株式会社 評価解析対象メモリ装置及びメモリ評価解析システム

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6381715B1 (en) * 1998-12-31 2002-04-30 Unisys Corporation System and method for performing parallel initialization and testing of multiple memory banks and interfaces in a shared memory module

Also Published As

Publication number Publication date
JP2002366447A (ja) 2002-12-20
US6978352B2 (en) 2005-12-20
US20020165706A1 (en) 2002-11-07

Similar Documents

Publication Publication Date Title
TWI253651B (en) Memory controller emulator
US10114073B2 (en) Integrated circuit testing
US8166361B2 (en) Integrated circuit testing module configured for set-up and hold time testing
US6927591B2 (en) Method and system for wafer and device level testing of an integrated circuit
US8725489B2 (en) Method for testing in a reconfigurable tester
US7310000B2 (en) Integrated circuit testing module including command driver
TWI222068B (en) Multi-mode synchronous memory device and methods of operating and testing same
US8805636B2 (en) Protocol aware digital channel apparatus
US6801869B2 (en) Method and system for wafer and device-level testing of an integrated circuit
US7478287B2 (en) Semiconductor integrated circuit and electronic device
US10262753B2 (en) Auxiliary test device, test board having the same, and test method thereof
WO2006102241A1 (en) Integrated circuit testing module
US8001439B2 (en) Integrated circuit testing module including signal shaping interface
US11515860B2 (en) Deterministic jitter generator with controllable probability distribution
US7365557B1 (en) Integrated circuit testing module including data generator
KR100558625B1 (ko) 슬로우 메모리 테스터를 이용하여 고속 메모리의 테스트를하기 위한 온-칩 회로
US7171611B2 (en) Apparatus for determining the access time and/or the minimally allowable cycle time of a memory
US7446551B1 (en) Integrated circuit testing module including address generator
US20070041255A1 (en) System and method for injecting phase jitter into integrated circuit test signals
US20080211551A1 (en) Semiconductor memory device
JP5068739B2 (ja) 集積回路試験モジュール
US20240314990A1 (en) On die clock jitter injection for electromagnetic interference reduction
CN100434927C (zh) 测试装置以及写入控制电路
Marchetti et al. Programming flash memory with boundary scan using general purpose digital instrumentation

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees