TWI249919B - A processor and a system with reduced memory requirements for high-speed routing and switching of packets and a method therefor - Google Patents

A processor and a system with reduced memory requirements for high-speed routing and switching of packets and a method therefor Download PDF

Info

Publication number
TWI249919B
TWI249919B TW091134615A TW91134615A TWI249919B TW I249919 B TWI249919 B TW I249919B TW 091134615 A TW091134615 A TW 091134615A TW 91134615 A TW91134615 A TW 91134615A TW I249919 B TWI249919 B TW I249919B
Authority
TW
Taiwan
Prior art keywords
packet
processor
memory
stored
analyzer
Prior art date
Application number
TW091134615A
Other languages
English (en)
Chinese (zh)
Other versions
TW200303666A (en
Inventor
Mauricio Call
Joel R Davidson
Michael W Hathaway
James T Kirk
Original Assignee
Agere Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agere Systems Inc filed Critical Agere Systems Inc
Publication of TW200303666A publication Critical patent/TW200303666A/zh
Application granted granted Critical
Publication of TWI249919B publication Critical patent/TWI249919B/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/18—Protocol analysers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/103—Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
TW091134615A 2001-12-19 2002-11-28 A processor and a system with reduced memory requirements for high-speed routing and switching of packets and a method therefor TWI249919B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/025,352 US7113518B2 (en) 2001-12-19 2001-12-19 Processor with reduced memory requirements for high-speed routing and switching of packets

Publications (2)

Publication Number Publication Date
TW200303666A TW200303666A (en) 2003-09-01
TWI249919B true TWI249919B (en) 2006-02-21

Family

ID=21825510

Family Applications (1)

Application Number Title Priority Date Filing Date
TW091134615A TWI249919B (en) 2001-12-19 2002-11-28 A processor and a system with reduced memory requirements for high-speed routing and switching of packets and a method therefor

Country Status (6)

Country Link
US (1) US7113518B2 (OSRAM)
EP (1) EP1331757B1 (OSRAM)
JP (1) JP4209186B2 (OSRAM)
KR (1) KR100937283B1 (OSRAM)
DE (1) DE60211466T2 (OSRAM)
TW (1) TWI249919B (OSRAM)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1791305A1 (en) * 2005-11-25 2007-05-30 Alcatel Lucent Storing and processing a data unit in a network device
US8572349B2 (en) * 2006-01-31 2013-10-29 Agere Systems Llc Processor with programmable configuration of logical-to-physical address translation on a per-client basis
US7835288B2 (en) * 2008-07-02 2010-11-16 OnPath Technologies Inc. Network switch with onboard diagnostics and statistics collection
US8897316B2 (en) 2010-12-31 2014-11-25 Telefonaktiebolaget L M Ericsson (Publ) On-chip packet cut-through
US8743715B1 (en) 2011-01-24 2014-06-03 OnPath Technologies Inc. Methods and systems for calibrating a network switch
US9141373B2 (en) * 2013-07-31 2015-09-22 Arista Networks, Inc. System and method for accelerated software upgrades
CN113472688B (zh) * 2020-03-30 2023-10-20 瑞昱半导体股份有限公司 应用在网络装置中的电路及网络装置的操作方法
US20230060275A1 (en) * 2021-08-20 2023-03-02 International Business Machines Corporation Accelerating multiplicative modular inverse computation

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0504537A1 (en) * 1991-03-22 1992-09-23 International Business Machines Corporation Method and apparatus for the testing and evaluation of geographically distributed telecommunication networks
JP4181645B2 (ja) * 1996-02-29 2008-11-19 富士通株式会社 データ処理装置
US6369855B1 (en) * 1996-11-01 2002-04-09 Texas Instruments Incorporated Audio and video decoder circuit and system
US5999441A (en) * 1997-02-14 1999-12-07 Advanced Micro Devices, Inc. Random access memory having bit selectable mask for memory writes
US6032190A (en) * 1997-10-03 2000-02-29 Ascend Communications, Inc. System and method for processing data packets
US6160809A (en) * 1997-12-17 2000-12-12 Compaq Computer Corporation Distributed packet data with centralized snooping and header processing router
US6560229B1 (en) 1998-07-08 2003-05-06 Broadcom Corporation Network switching architecture with multiple table synchronization, and forwarding of both IP and IPX packets
US6438145B1 (en) * 1998-12-04 2002-08-20 Koninklijke Philips Electronics N.V. Transport packet distribution system and method using local header
KR100378372B1 (ko) * 1999-06-12 2003-03-29 삼성전자주식회사 데이터 네트워크에서 패킷 스위치 장치 및 방법
WO2001067237A2 (en) 2000-03-03 2001-09-13 Tenor Networks, Inc. High-speed data processing using internal processor memory space
US6947931B1 (en) * 2000-04-06 2005-09-20 International Business Machines Corporation Longest prefix match (LPM) algorithm implementation for a network processor
US7032031B2 (en) * 2000-06-23 2006-04-18 Cloudshield Technologies, Inc. Edge adapter apparatus and method
US7114008B2 (en) * 2000-06-23 2006-09-26 Cloudshield Technologies, Inc. Edge adapter architecture apparatus and method
EP1340381A2 (en) * 2000-10-27 2003-09-03 Polycom Israel Ltd. Apparatus and method for improving the quality of video communication over a packet-based network
US20020196737A1 (en) * 2001-06-12 2002-12-26 Qosient Llc Capture and use of service identifiers and service labels in flow activity to determine provisioned service for datagrams in the captured flow activity
US6915480B2 (en) * 2001-12-21 2005-07-05 Agere Systems Inc. Processor with packet data flushing feature

Also Published As

Publication number Publication date
DE60211466D1 (de) 2006-06-22
US7113518B2 (en) 2006-09-26
US20030112801A1 (en) 2003-06-19
KR20030051381A (ko) 2003-06-25
TW200303666A (en) 2003-09-01
EP1331757A2 (en) 2003-07-30
EP1331757A3 (en) 2003-08-13
DE60211466T2 (de) 2006-09-28
JP2003218907A (ja) 2003-07-31
KR100937283B1 (ko) 2010-01-18
JP4209186B2 (ja) 2009-01-14
EP1331757B1 (en) 2006-05-17

Similar Documents

Publication Publication Date Title
US8208470B2 (en) Connectionless packet data transport over a connection-based point-to-point link
EP1313273B1 (en) System having two or more packet interfaces, a switch, a shared packet DMA (Direct Memory Access) circuit and a L2 (Level 2) cache
US7239635B2 (en) Method and apparatus for implementing alterations on multiple concurrent frames
US8665875B2 (en) Pipelined packet switching and queuing architecture
US7554907B1 (en) High-speed hardware implementation of RED congestion control algorithm
US6731644B1 (en) Flexible DMA engine for packet header modification
US6778546B1 (en) High-speed hardware implementation of MDRR algorithm over a large number of queues
US6721316B1 (en) Flexible engine and data structure for packet header processing
EP1109363B1 (en) Routing engine
US7126952B2 (en) Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method
US6504846B1 (en) Method and apparatus for reclaiming buffers using a single buffer bit
EP1313272B1 (en) Systems including packet interfaces, and packet-DMA (Direct Memory Access) circuits for splitting and merging packet streams
JP2002541732A5 (OSRAM)
US8555374B2 (en) High performance packet processing using a general purpose processor
US20080240111A1 (en) Method and apparatus for writing network packets into computer memory
US20040196789A1 (en) Apparatus and methods for managing packets in a broadband data stream
JP2003508957A (ja) ネットワーク・プロセッサ処理コンプレックス及び方法
US20040030712A1 (en) Efficient routing of packet data in a scalable processing resource
JP2003508951A (ja) Ｖｌｓｉネットワーク・プロセッサ及び方法
US6526452B1 (en) Methods and apparatus for providing interfaces for mixed topology data switching system
TWI249919B (en) A processor and a system with reduced memory requirements for high-speed routing and switching of packets and a method therefor
US7079539B2 (en) Method and apparatus for classification of packet data prior to storage in processor buffer memory
US8625621B2 (en) Method to support flexible data transport on serial protocols
JP3560499B2 (ja) 上位層指示による品質制御可能なｓａｒ機能を有する装置、ｌｓｉ装置および上位層指示による品質制御方法
WO1998036534A1 (en) Split-queue architecture and method of queuing

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees