TWI232563B - Method and structure for packaging an optical chip by chip-on-film technique - Google Patents
Method and structure for packaging an optical chip by chip-on-film technique Download PDFInfo
- Publication number
- TWI232563B TWI232563B TW092122141A TW92122141A TWI232563B TW I232563 B TWI232563 B TW I232563B TW 092122141 A TW092122141 A TW 092122141A TW 92122141 A TW92122141 A TW 92122141A TW I232563 B TWI232563 B TW I232563B
- Authority
- TW
- Taiwan
- Prior art keywords
- film
- optical
- chip
- wafer
- thermosetting
- Prior art date
Links
- 230000003287 optical effect Effects 0.000 title claims abstract description 101
- 238000000034 method Methods 0.000 title claims abstract description 40
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 28
- 239000000758 substrate Substances 0.000 claims abstract description 57
- 229920001187 thermosetting polymer Polymers 0.000 claims abstract description 57
- 238000007789 sealing Methods 0.000 claims abstract description 13
- 235000012431 wafers Nutrition 0.000 claims description 78
- 239000010408 film Substances 0.000 claims description 59
- 239000010409 thin film Substances 0.000 claims description 36
- 239000002313 adhesive film Substances 0.000 claims description 25
- 239000011521 glass Substances 0.000 claims description 12
- 238000003825 pressing Methods 0.000 claims description 8
- 238000010438 heat treatment Methods 0.000 claims description 4
- 239000007787 solid Substances 0.000 claims description 4
- 230000006835 compression Effects 0.000 claims description 3
- 238000007906 compression Methods 0.000 claims description 3
- 239000000084 colloidal system Substances 0.000 claims description 2
- 230000002093 peripheral effect Effects 0.000 claims description 2
- 238000005538 encapsulation Methods 0.000 claims 5
- 238000009501 film coating Methods 0.000 claims 1
- 239000012528 membrane Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 description 12
- 239000000853 adhesive Substances 0.000 description 9
- 230000001070 adhesive effect Effects 0.000 description 9
- 239000013078 crystal Substances 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 5
- 239000002184 metal Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 238000001746 injection moulding Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 239000000565 sealant Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 241001247287 Pentalinon luteum Species 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000004132 cross linking Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 238000005755 formation reaction Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 1
- 239000012788 optical film Substances 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
Landscapes
- Wire Bonding (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
Description
1232563 五、發明說明(1) 【發明所屬之技術領域】 本發明係有關於光學晶片之薄膜基板封裝方法,特別 係有關於一種光學晶片在薄膜基板上完全密封之薄膜覆晶 封裝方法。 ' % 【先前技術】 I知光學晶片係在晶片之主動表面〔active surface〕形成有光作動區域,例如電荷耦合裝置 (charge coupled device, CCD)或互補式金屬氧化半導1232563 V. Description of the invention (1) [Technical field to which the invention belongs] The present invention relates to a method for packaging a thin film substrate of an optical wafer, and in particular, to a method for packaging a thin film chip on an optical wafer completely sealed on a thin film substrate. '% [Prior art] I know that optical wafers have light-acting regions formed on the active surface of the wafer, such as a charge coupled device (CCD) or a complementary metal oxide semiconductor.
體(complementary metal oxide semiconductor, CMOS )等影像感測晶片〔i mage sensor ch i p〕,由於該光學_ 晶片之光作動區相當敏感,需要適當封裝以保護該半導體 光學晶片之光作動區免於塵粒與水氣之侵害,常見影像感 測器之封裝方法係以導線架〔1 e a d f r a m e〕或硬質印刷電 路板作為光學晶片之承載介質,在封裝過程係以個別之板 狀或條狀傳輸導線架或硬質印刷電路板,而以薄膜承載輸 送晶片之方式並不容易完全密封光學晶片,常見地該光學 晶片在封裝後仍為裸晶型態。 中華民國專利公告第45 9355號發明專利係揭示有一種 影像感測器之封裝構造及其封裝方法,其係將一影像感測 晶片覆晶接合至一透光層〔即透明玻璃〕,該透光層係具鲁 有相互以導線連接並形成於不同表面的訊號輸入端與訊號 輸出端,在影像感測晶片與透光層之訊號輸入端電性導接 之後’可將該透光層之訊號輸出端接合至一具開孔之印刷 電路板,故電性傳遞路徑係為由該影像感測晶片經過透光Image sensor chip [complementary metal oxide semiconductor, CMOS] and other image sensor chips [i mage sensor ch ip], because the optical active area of the optical wafer is very sensitive, it needs to be appropriately packaged to protect the optical active area of the semiconductor optical wafer from dust Damaged by particles and moisture, common image sensor packaging methods use a lead frame [1 eadframe] or a hard printed circuit board as the carrier medium of the optical chip. During the packaging process, the lead frame is transmitted in individual plates or strips. Or a hard printed circuit board, and it is not easy to completely seal the optical chip by conveying the wafer with a thin film. Generally, the optical chip is still in a bare crystal form after packaging. The Republic of China Patent Bulletin No. 45 9355 discloses a packaging structure of an image sensor and a packaging method thereof, which is an image sensing chip flip-chip bonding to a light-transmitting layer (that is, transparent glass). The optical layer is provided with a signal input end and a signal output end connected to each other by wires and formed on different surfaces. After the image sensing chip and the signal input end of the light transmission layer are electrically connected, the light transmission layer can be The signal output end is connected to a printed circuit board with an opening, so the electrical transmission path is transmitted by the image sensing chip through light transmission.
第6頁 1232563 五、發明說明(2) 層方傳遞至印刷電路板,該透光層係必須要具備有透光與 雙面電性傳導之功能,要在玻璃質之透光層上輯作形成雙 面電性傳導之線路係為困難而高成本,此外,依其封裝方 法係f影像感測晶片與透光層電連接後,再提供一封膠層 或黏著劑將連接處周緣密封住,然而其影像感測晶片與透 光層之尺寸係近似相同,在電連接後當該透光層不具有足 夠承載面積時以供封膠層或黏著劑之塗施成形。、 中華民國專利公告第484237號發明專利係揭示有一種 捲帶封裝之光學裝置,其以一捲帶式軟質電路基板承載一 光子日日片’以達到捲帶輸送之光學封裝,該軟質電路基板 之金屬線路係具有延伸至窗口之内引腳,該 < 空於該窗口,利用内㈣接合〔InnerLeadBJ;rL LB〕技術,以壓合頭〔c〇mpressi〇n 熱壓合該些 腳至光學晶片之凸塊,光學晶片係僅與懸空之内引腳 J : ί ΐ後兩者穩固性不1,特別是光學晶片之光作動 ^并L楕二要求相當高,光學晶片在填充膠體時所導致之 裝:tj於光學晶片之封裝,此外,,亥影像感測 供/ΪΙί 需要一用以容置該光學晶片之基座,以 預先ίΐί之後能穩固連接外部電子元件,冑該基座為 密封黏固該光學晶片與該軟質電路基板,1 ..' _ .句較不佳,若該基座係為轉模注膠方式形 測面,且蜂於哲ί 封膠體會覆蓋至該光學晶片之感 形。 ο人質電路基板易受到封膠體之注膠壓力而變Page 6 of 1232563 V. Description of the invention (2) When the layer is transmitted to the printed circuit board, the light-transmitting layer must have the functions of light transmission and double-sided electrical conduction, and it must be edited on the glass light-transmitting layer. It is difficult and costly to form a double-sided electrical conductive line. In addition, according to its packaging method, the f-sensor chip and the light-transmitting layer are electrically connected, and then an adhesive layer or an adhesive is provided to seal the periphery of the connection. However, the size of the image sensing wafer and the light-transmitting layer are approximately the same. After the electrical connection, when the light-transmitting layer does not have a sufficient bearing area, it is used for the application of the sealant layer or the adhesive. 2. The invention patent of the Republic of China Patent Bulletin No. 484237 discloses a tape-and-reel packaged optical device, which carries a photon sun-and-chip in a tape-and-reel flexible circuit substrate to achieve tape-and-reel optical packaging. The soft circuit substrate The metal circuit has pins extending into the window. The < empty in the window, using internal bonding [InnerLeadBJ; rL LB] technology, the pins are hot-compression-bonded with a compression head [c〇mpressi〇n]. The bump of the optical chip, the optical chip is only with the floating inner pin J: ί ΐ The latter two are not stable, especially the light action of the optical chip ^ L2 is very high. When the optical chip is filled with colloid Resulting package: tj in the package of the optical chip, in addition, the Hai image sensing supply / ΪΙί requires a base for housing the optical chip, so that external electronic components can be firmly connected after the ΐΐί in advance, the base In order to seal and fix the optical chip and the soft circuit substrate, the sentence "1 ..'_." Is not good. If the base is a rotary injection molding method measuring surface, and the bee Yuzhe sealant will cover the The shape of the optical chipο Hostage circuit board is susceptible to change by the injection pressure of the sealing compound
12325631232563
五、發明說明(3) 【發明内容】 本發明之 晶封裝方法, 一光學晶片於 片之背面流動 學晶片之基座 不覆蓋至該光 本發明之 晶封裝結構, 且該熱固性膠 側面,以作為 學晶片。 依本發明 有: 提供一薄 板係具有一上 之周邊係形成 覆晶接合 光學晶片係具 表面與該背面 央之光作動區 膜基板之窗口 基板之連接端 主要目的係在於提供一 利用一熱固 _膜基板之 覆蓋至該光 ’達到完全 學晶片之光 次一目的係 利用一熱固 骐係經熱壓 密封該光學 性膠膜後,該 學晶片 密封該 作動區 在於提 性膠膜 合使其 晶片之 之熱 熱固 之側 光學 Ο 供一 設於 包覆 基座 種光學晶片之薄膜覆 壓合步驟實施於接合 性膠臈係由該光學晶 面以作為密封該光 晶片之背面、側面而 種光學晶片之薄膜覆 該光學晶片之背面, 该光學晶片之背面與丨 ,達到完全密封該光 之光學晶片之薄膜覆晶封裝方法,其包含 膜覆晶封装〔COF〕之薄膜基板,該薄膜吴 一下表面及至少一窗口,其中該口 有複數個連接端; 至少一光學晶片至該薄膜基板之上表面,該 有一主動表面、一對應之背面以及在該主^ 之間之侧面,該主動表面係包含有一位於中| 以及複數個凸塊,該光作動區係對應於該薄 且。亥光學晶片之凸塊係電性導接於該薄膜 提供一熱固性膠骐於該光學晶片之背面; 國V. Description of the invention (3) [Summary of the invention] In the crystal packaging method of the present invention, the base of the flow chip of an optical wafer on the back of the sheet does not cover the crystal packaging structure of the present invention, and the side of the thermosetting adhesive is As a learning chip. According to the present invention, there is provided: a thin plate having a peripheral system on one side to form a flip-chip bonding optical wafer system surface and a connection end of a window substrate on the back side of a light-acting region film substrate. The main purpose is to provide a heat-set _The cover of the film substrate to the light 'achieves the purpose of the light of the complete wafer. One purpose is to seal the optical film with a thermosetting system by heat pressing. The heat-cured side optics of the wafer are provided for a thin film lamination step of an optical wafer provided on a pedestal base, and the bonding process is performed on the bonding adhesive. The optical crystal plane is used to seal the back and side of the optical wafer. A film of an optical wafer covers a back surface of the optical wafer, and a back surface of the optical wafer and a thin film chip-on-chip packaging method for completely sealing the optical wafer are provided. The method includes a film-on-chip package (COF) film substrate. The film has a lower surface and at least one window, wherein the mouth has a plurality of connection ends; at least one optical chip to the upper surface of the film substrate, which has a main A moving surface, a corresponding back surface, and a side surface between the main body, the active surface system includes a central position and a plurality of bumps, and the light-acting area corresponds to the thin surface. The bumps of the optical chip are electrically connected to the film. A thermosetting adhesive is provided on the back of the optical chip.
第8頁 1232563 五、發明說明(4) 熱壓合該熱固性膠膜,使得該熱固性膠膜流動並包覆 該光學晶片之背面及側面,且該熱固性膠膜更流動覆蓋至 該薄膜基板之上表面,以密封該光學晶片之背面與側面; 及 密封該光學晶片之主動表面,較佳地,其係以一透明 玻璃片貼著於該薄膜基板之下表面。 【實施方式】 參閱所附圖式,本發明將列舉以下之實施例說明。 請參閱第1圖,本發明之光學晶片之薄膜覆晶今裝方法係 主要包含有「提供一薄膜基板」步驟1、「接合一光學晶鲁 片」步驟2、「提供一熱固性膠膜」步驟3、「熱壓合該熱 固性膠膜」步驟4及「密封該光學晶片」步驟5,其詳述如 后。 該薄膜基板1 〇之厚度係約為〇· lmm或更薄,其係為一種可 捲收並以捲帶傳輸封裝之薄膜覆晶封裝之電路基板,該薄 膜基板1 0之軟膜本體係為電絕緣性,如聚亞醯胺Page 81232563 V. Description of the invention (4) The thermosetting adhesive film is thermally laminated so that the thermosetting adhesive film flows and covers the back and sides of the optical chip, and the thermosetting adhesive film covers the film substrate more fluidly. A surface to seal the back and sides of the optical wafer; and an active surface of the optical wafer to seal, preferably, a transparent glass sheet is attached to the lower surface of the film substrate. [Embodiment] With reference to the drawings, the present invention will be described by the following embodiments. Please refer to FIG. 1. The method for mounting a thin film on a wafer of an optical wafer of the present invention mainly includes a step of “providing a thin film substrate”, a step of “bonding an optical wafer”, and a step of “providing a thermosetting film”. 3. Step 4 of "thermocompression of the thermosetting adhesive film" and step 5 of "sealing the optical wafer", which will be described in detail later. The thickness of the thin film substrate 10 is about 0.1 mm or thinner, which is a circuit substrate of a thin-film flip-chip package that can be rolled up and packaged with a tape and reel. The soft film of the thin film substrate 10 is electrically conductive. Insulation, such as polyimide
首先’在「提供一薄膜基板」步驟1中,請參閱第2A 圖’提供一薄膜覆晶封裝〔Chip-On-Film, COF〕之薄膜 基板10,該薄膜基板1〇係具有一上表面η、一下表面12及 至少一窗口13 ’其中該窗口13之周邊係形成有複數個連接 端1 4,如銅墊或金屬導線,在本實施例中,該些連接端j 4 係設於該薄膜基板1 〇之上表面丨丨〔亦可設於下表面丨2或懸 空於該窗口 13〕,並以電鍍有如金、錫等金屬層為較佳,_ 1232563 五、發明說明(5) ~ 或其它材料。 之後’執行「接合一光學晶片」步驟2,請參閱第“ 圖,對應於每一窗口13,以覆晶接合〔fHp-chip bonding〕、内引腳接合〔inner Lead Bonding〕、異方 性導電膠t膜)與非導電膠(膜)連接方式接合至少一光學晶 片20至該薄膜基板1〇之上表面^,該光學晶片2〇係具有一 主動表面21、一對應之背面22以及在該主動表面21與該背 面2 2之間之侧面2 3,該主動表面2 1係包含有一位於中央之 光作動區24 ’以供接收或發射影像光源,且該主動表面21 係包含有複數個形成於該光作動區24周邊之凸塊25,以作馨 為該光學晶片2 0之外部電性連接端,在本實施例中,該光 學日日片20係為影像感測晶片〔i mage sensor ch ip〕,其 係以覆晶接合方式將該光學晶片2 〇之凸塊2 5係電性導接於 該薄膜基板1 〇之連接端1 4,使得該光作動區24係對應於該 薄膜基板1 0之窗口 1 3 ;較佳地,請參閱第2 c圓,在上述 「接合一光學晶片」步驟2之後,可形成一填充膠體3〇於 該薄膜基板10之窗口 13周邊,以該填充膠體3〇密封該些凸 塊25。 然後,執行「提供一熱固性膠膜」步驟3,請參閱第 2D圖’提供一熱固性膠膜40於該光學晶片2〇之背面22,在馨 提供該熱固性膠膜40時,應保持在低溫,以使該熱固性膠 膜40為固態,放置該熱固性膠膜4〇於該光學晶片2〇之背面 22,在本實施例中係同時在該熱固性膠膜4〇之上方提供〆 導熱模具5 0 ’該模具5 0係具有一平坦壓合面5 1 ,該平坦麼First, in step 1 of “Providing a thin film substrate”, please refer to FIG. 2A. A thin film substrate 10 [Chip-On-Film, COF] is provided. The thin film substrate 10 has an upper surface η The lower surface 12 and at least one window 13 ', wherein a plurality of connection terminals 14 are formed around the window 13 such as copper pads or metal wires. In this embodiment, the connection terminals j 4 are provided on the film. The upper surface of the substrate 1 丨 [also can be set on the lower surface 丨 2 or suspended in the window 13], and it is better to plate metal layers such as gold, tin, etc. 1232563 V. Description of the invention (5) ~ or Other materials. After 'perform step 2 of "bonding an optical chip", please refer to the figure "corresponding to each window 13 with fHp-chip bonding, inner lead bonding, and anisotropic conduction Attach at least one optical chip 20 to the upper surface of the thin film substrate 10 in a connection manner with a non-conductive adhesive (film). The optical chip 20 has an active surface 21, a corresponding back surface 22, and The side surface 23 between the active surface 21 and the back surface 22, the active surface 21 includes a central light actuating area 24 'for receiving or transmitting an image light source, and the active surface 21 includes a plurality of formations. The bump 25 on the periphery of the light actuating area 24 is used as the external electrical connection end of the optical chip 20. In this embodiment, the optical sun-dial 20 is an image sensor chip [i mage sensor ch ip], which is a flip-chip bonding method in which the bumps 2 5 of the optical wafer 20 are electrically connected to the connection end 14 of the film substrate 10, so that the light actuating region 24 corresponds to the film Window 1 3 of substrate 10; preferably, see section 2 c circle, after step 2 of the above-mentioned "bonding an optical wafer", a filling gel 30 can be formed around the window 13 of the film substrate 10, and the bumps 25 can be sealed with the filling gel 30. Then, perform step 3 of “Provide a thermosetting film”, please refer to FIG. 2D. 'Provide a thermosetting film 40 on the back surface 22 of the optical wafer 20. When the thermosetting film 40 is provided by Xin, it should be kept at a low temperature. With the thermosetting adhesive film 40 in a solid state, the thermosetting adhesive film 40 is placed on the back surface 22 of the optical wafer 20. In this embodiment, a thermally conductive mold 50 is provided above the thermosetting adhesive film 40. The mold 50 has a flat pressing surface 5 1. Should it be flat?
1232563 五、發明說明(6) 合面5 1係至少大於該光學晶片2〇之背面22,以利該熱固性 膠膜4 0之成形。 接著’執行「熱壓合該熱固性膠膜」步驟4,請參閱 第2E圖,加熱並移動該模具5〇,以該模具5〇之該平坦壓合 面51熱壓合該熱固性膠膜4〇,使得熱固性膠膜4〇具流動 性’該具流動性該熱固性膠膜4〇係由該光學晶片2〇之背面 22流動並包覆至該光學晶片2〇之側面23,較佳地,該熱固 性膠膜40更流動覆蓋至該薄膜基板丨〇之上表面丨丨,以密封 4光學晶片2 0之背面2 2與側面2 3。由於該熱固性膠膜4 0之 流動主要是藉由加熱溫度之軟化,壓合壓力係遠小於習知 之轉模注膠壓力’在上述步驟4中,該薄膜基板丨〇之上表 面11係稍低於該光學晶片2 0之主動表面2 1,且在該窗口 1 3 隔離作用下’該熱固性膠膜4〇係可流動並停止於該些凸塊 25間’多餘之熱固性膠膜4〇係會往該薄膜基板1〇之上表面 11兩側流動,不會覆蓋至該光學晶片2〇之光作動區24。較 佳地,在上述步驟4中,另實施一預烤工程〔p〇灯 c u r e〕’在该熱固性膠膜4 〇流動後維持加熱至該熱固性膠 膜4 0定形,此時,該熱固性膠膜4 〇已產生部分固化之交聯 反應,以利該模具5 0之脫離〔請參閱第2 F圖〕。 最後’請參閱第2G圖,執行「密封該光學晶片」步驟· 5,而密封該光學晶片2 0之主動表面21,較佳地,其係為 將一透明玻璃片60以黏著膠61貼著於該薄膜基板1〇之下表 面12,該透明玻璃片60之面積係不大於該熱固性膠膜4〇, 或者,可利用透明膠密封該光學晶片20之主動表面2 1。1232563 V. Description of the invention (6) The joint surface 51 is at least larger than the back surface 22 of the optical wafer 20 to facilitate the forming of the thermosetting film 40. Next, 'step 4 of the "thermocompression of the thermosetting adhesive film" is performed, referring to FIG. 2E, heating and moving the mold 50, and thermally pressing the thermosetting adhesive film 4 with the flat pressing surface 51 of the mold 50. So that the thermosetting adhesive film 40 has fluidity. The fluidity of the thermosetting adhesive film 40 flows from the back surface 22 of the optical wafer 20 and covers the side surface 23 of the optical wafer 20. Preferably, the The thermosetting adhesive film 40 covers the upper surface of the thin-film substrate 丨 0 in a fluid manner, so as to seal the back surface 22 and the side surface 2 3 of the 4 optical wafer 20. Since the flow of the thermosetting film 40 is mainly through the softening of the heating temperature, the pressing pressure is much smaller than the conventional injection molding pressure. In the above step 4, the upper surface 11 of the film substrate is slightly lower. On the active surface 21 of the optical wafer 20, and under the isolation of the window 13, the 'thermosetting adhesive film 40 can flow and stop between the bumps 25' and the excess thermosetting adhesive film 40 will be It flows to both sides of the upper surface 11 of the thin film substrate 10 and does not cover the light operating region 24 of the optical wafer 20. Preferably, in step 4 described above, another pre-baking process [PO lamp cure] 'is performed after the thermosetting film 40 has flowed and maintained to be heated to the thermosetting film 40 to form. At this time, the thermosetting film 〇 A partial curing cross-linking reaction has occurred to facilitate the detachment of the mold 50 [see Figure 2F]. Finally, please refer to FIG. 2G, perform the step of “sealing the optical wafer”, and seal the active surface 21 of the optical wafer 20, preferably, a transparent glass sheet 60 is attached with an adhesive 61 On the lower surface 12 of the thin film substrate 10, the area of the transparent glass sheet 60 is not larger than that of the thermosetting adhesive film 40. Alternatively, the active surface 21 of the optical chip 20 may be sealed with a transparent adhesive.
第11頁 1232563 五、發明說明(7) 因此, 封裝結構, 之背面2 2, 晶片2 0之側 晶片20之基 作動區2 4, 面2 1之密封 膜基板上完 表面2 1,產 構。此外, 用於一般基 其他晶片, 前’先以熱 之背面流動 板之基座。 本發明 為準,任何 圍内所作之 請參閱 其係利 且該熱 面23」座,且 並以一元件, 全密封 品信賴 本發明 板承載 板發明 壓合一 並包覆 之保護 熟知此 任何變 第2G圖 用「一 固性膠 ,使該 不覆蓋 透明玻 達到薄 該光學 度遠高 之光學 之晶片 之特徵 熱固性 该晶片 ,依本 熱固性 膜40係 熱固性 至該光 璃片60 膜基板 B曰 片20 於一般 晶片之 封裝方 係在於 膠膜, 之側面 發明之上述方 膠膜40係設於 經熱壓合使其 膠膜4 0可作為 學晶片20主動 作為該光學晶 承載運輸過程 之背面22、側 捲帶承載之裸 薄膜覆晶封裝 法,且可運用 密封一晶片主 使得該熱固性 ’作為有效結 法所形成之 光學晶片20 包覆該光學 密封該光學 表面21之光 片20主動表 中,在一薄 面23與主動 晶封裝結 方法應可運 光學晶片或 動表面之 膠膜由晶片 合晶片與基 範圍當視後附之申請專利範圍所界定 :2藝者’在不脫離本發明之精神和範 與修改,均屬於本發明之保護範圍。 _Page 111232563 V. Description of the invention (7) Therefore, the package structure, the backside 2 2, the side of the wafer 20, the base 20 of the wafer 20, the operating area 2 4, the surface 21 of the sealing film substrate, and the surface 2 1, the structure . In addition, for general wafers other substrates, the front's are first heated by the back of the plate base. The present invention shall prevail. For any work done in the surrounding area, please refer to its profit and the hot surface 23 ″ seat, and with a component, the fully sealed product trusts the invention of the board bearing plate, the invention of the press-fit and the protection of the package, and is familiar with this. In the second figure, "a solid adhesive is used to make the uncovered transparent glass to be thin and the optically high optical wafer has the characteristics of a thermosetting wafer. According to the present thermosetting film 40 series, it is thermosetting to the light glass sheet 60. Film substrate B The package of the film 20 on a general wafer is an adhesive film, and the above-mentioned square adhesive film 40 invented on the side is provided by thermal compression so that the adhesive film 40 can be used as a wafer 20 to actively act as the optical crystal for carrying and transportation. Backside 22, bare-film flip-chip packaging method carried by side tapes, and an optical wafer 20 formed by sealing a wafer so that the thermosetting 'as an effective junction method can be used to cover the optical sheet 20 of the optical seal and the optical surface 21 actively In the table, a thin surface 23 and active crystal packaging method should be applicable to the optical wafer or the film on the moving surface. It is defined as follows: 2 Artists ’belong to the protection scope of the invention without departing from the spirit, scope and modifications of the invention.
第12頁 1232563 圖式簡單說明 【圖式簡單說明】 第 1 圖:依據本發明,一種光學晶片之薄膜覆晶封裝 方法之流程不意圖,及 第2A至2G圖:依據本發明之一具體實施例,在該光學晶片 之薄膜覆晶封裝方法之流程步驟中一薄膜基 板之戴面示意圖。 元件符號簡單說明: 1 提 供 _丨__ 薄 膜 基板 2 接 合 光 學 晶 片 3 提供 熱 固 性 膠膜 4 熱 壓 合 該 熱 固 性膠 膜 5 密 封 該 光 學 晶 片 10 薄 膜 基 板 11 上 13 窗 U 14 連 20 光 學 晶 片 21 主 23 側 面 24 光 30 填 充 膠 體 40 熱 51 平 坦 壓 合 面 60 透Page 12322563 Brief description of the drawings [Simplified illustration of the drawings] Figure 1: According to the present invention, the process flow of a thin-film flip-chip packaging method for an optical wafer is not intended, and Figures 2A to 2G: a specific implementation according to one of the present invention For example, a schematic diagram of a thin-film substrate wearing surface in the process steps of the thin-film flip-chip packaging method of the optical wafer. Brief description of component symbols: 1 Provide _ 丨 __ film substrate 2 bonding optical wafer 3 provide thermosetting film 4 thermocompression bonding the thermosetting film 5 seal the optical wafer 10 film substrate 11 on 13 windows U 14 even 20 optical chip 21 main 23 side 24 light 30 filled gel 40 heat 51 flat pressing surface 60 through
表面 12 下表面 接端 動表面 2 2 背面 作動區 2 5 凸塊 固性膠膜 5 0模具 明玻璃片 61黏著·Surface 12 Lower surface Termination Moving surface 2 2 Back surface Operating area 2 5 Bump Solid film 5 0 Mould Clear glass piece 61 Adhesion ·
第13頁Page 13
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW092122141A TWI232563B (en) | 2003-08-12 | 2003-08-12 | Method and structure for packaging an optical chip by chip-on-film technique |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW092122141A TWI232563B (en) | 2003-08-12 | 2003-08-12 | Method and structure for packaging an optical chip by chip-on-film technique |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200507201A TW200507201A (en) | 2005-02-16 |
TWI232563B true TWI232563B (en) | 2005-05-11 |
Family
ID=36320066
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW092122141A TWI232563B (en) | 2003-08-12 | 2003-08-12 | Method and structure for packaging an optical chip by chip-on-film technique |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI232563B (en) |
-
2003
- 2003-08-12 TW TW092122141A patent/TWI232563B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TW200507201A (en) | 2005-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0831995A (en) | Chip carrier module and its production | |
TW200537152A (en) | Module for optical devices, and manufacturing method of module for optical devices | |
TWI395316B (en) | Multi-chip module package | |
TWM264651U (en) | Package structure of image sensor device | |
WO2013075650A1 (en) | Encapsulation method for image sensor chip and camera module | |
TW571409B (en) | Optical device and packaging method thereof | |
TW200822315A (en) | Sensor type semiconductor package and fabrication method thereof | |
TW202141098A (en) | Lens packaging module and method for manufacturing the same | |
WO2019007412A1 (en) | Encapsulation structure of image sensing chip, and encapsulation method therefor | |
KR100868616B1 (en) | Semiconductor flip-chip package component and fabricating method | |
TWI566343B (en) | Chip package having protection piece compliantly attached on chip sensor surface | |
TWI232563B (en) | Method and structure for packaging an optical chip by chip-on-film technique | |
TWI244177B (en) | Method for assembling image sensor and structure of the same | |
TW200812021A (en) | Packaging substrate board and manufacturing method thereof | |
TWI242819B (en) | Method for manufacturing chip on glass type image sensor and structure of the same | |
JP2004165414A (en) | Mounting structure, optical sensor module and optical sensor module mounting structure | |
TWM271321U (en) | Flip-chip packaging device | |
CN103915461B (en) | Cmos image sensor method for packing | |
TWI248665B (en) | Image sensor package and method for manufacturing the same | |
TWI250597B (en) | Method for manufacturing multi-chip package having encapsulated bond-wires between stack chips | |
TWI292945B (en) | Chip package | |
TWI245394B (en) | Device including an opto-electronic chip with inner lead bonding and method for manufacturing the same | |
TWI229430B (en) | Optical micro electromechanical system package and manufacturing method thereof | |
JP2004296584A (en) | Solid-state imaging device and its manufacturing method | |
TWI243456B (en) | Image sensor chip package with level control and method for packaging the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |