TWI227979B - Communication controller and communication method thereof - Google Patents

Communication controller and communication method thereof Download PDF

Info

Publication number
TWI227979B
TWI227979B TW092113116A TW92113116A TWI227979B TW I227979 B TWI227979 B TW I227979B TW 092113116 A TW092113116 A TW 092113116A TW 92113116 A TW92113116 A TW 92113116A TW I227979 B TWI227979 B TW I227979B
Authority
TW
Taiwan
Prior art keywords
message
buffer
communication
data
cover
Prior art date
Application number
TW092113116A
Other languages
Chinese (zh)
Other versions
TW200308157A (en
Inventor
Tomohiko Otsu
Tsuyoshi Takanashi
Original Assignee
Nec Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Electronics Corp filed Critical Nec Electronics Corp
Publication of TW200308157A publication Critical patent/TW200308157A/en
Application granted granted Critical
Publication of TWI227979B publication Critical patent/TWI227979B/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/90Buffering arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0042Universal serial bus [USB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)

Abstract

The present invention provides a communication controller and its communication method to prevent the occurrence of a receiving rejection status from the host under communicating during information communication in a packet unit. The communication controller of this invention receives, in the packet unit, information corresponding to a plurality of communication modes different from one another in the information volume included in one packet. This communication controller that temporarily stores the information and then transmits it includes a memory means for temporarily storing the received information and a control means for controlling the number of the packets stored in the memory means corresponding to the communication modes. While in a communication mode wherein the memory means can store a plurality of packets, the control means sets the storing locations of a plurality of packet in the memory means to enable the memory means to temporarily store a plurality of packets.

Description

1227979 五、發明說明(1) 一、 【發明所屬之技術領域】 本發明係有關於通信控制器及通信方法,尤其係有關於按 照訊息封形式進行資料通信之通信控制器及通信方法。 二、 【先前技術】 以往在連接電腦本體和周邊機器時,使用串列界面 (Serial Interface)或並列界面(Parallei Interface)等 周邊機器用之界面連接。又,在將多個各種周邊機器連接 成一個之界面上’出現USB(Universal Serial Bus)或 IEEE1394等串列界面,有將界面統一化、共同化之方向。 在近年末之為sfl化社會,由於南速的進行大容量之資料之 通信之必要性,開發了 USB2. 0規格,其資料傳送速率比往 之USB1.0 規格(USB-IF :依據USB Implements Forum 之規 格)等USB1· χ規格大。在以往之USbi· x規格,在連接模式 有最大資料傳送速率為12Mbps之全速(Full Speed)模式 (以下記為FS模式)和1.5Mbps之低速(Low Speed)模式(以 下記為LS模式),但是在USB2· 0規格,依然保持這些模 式’再加上最大資料傳送速率為48〇Mbps之高速(High1227979 V. Description of the invention (1) 1. [Technical field to which the invention belongs] The present invention relates to a communication controller and a communication method, and more particularly to a communication controller and a communication method for performing data communication according to a message envelope. 2. [Previous Technology] In the past, when the computer body and peripheral devices were connected, they were connected using peripheral interfaces such as Serial Interface or Parallel Interface. In addition, a serial interface such as USB (Universal Serial Bus) or IEEE1394 appears on an interface connecting a plurality of various peripheral devices into one, and there is a direction to unify and commonize the interface. In the sfl society at the end of recent years, due to the necessity of communication of large-capacity data, Nansu has developed the USB 2.0 specification, whose data transfer rate is faster than the previous USB 1.0 specification (USB-IF: according to USB Implements Forum specifications) and other USB1 · χ specifications are large. In the previous USbi · x specifications, in the connection mode, there is a Full Speed mode (hereinafter referred to as FS mode) with a maximum data transfer rate of 12Mbps and a Low Speed mode (hereinafter referred to as LS mode) at 1.5Mbps. However, in the USB2 · 0 specification, these modes are still maintained. In addition, the high-speed (High

Speed)模式(以下記為HS模式),可高速的進行更大容 資料之通信。 、在使用這種USB2· 0規格之功能裝置,例如在依據Hs模 式連接512位元組記憶體之情況,可將512位元組記憶體用 作1立訊息封緩衝器構造。又,在依據FS模式連接512位元組 "己$體之情況,可將64位元組記憶體用作1訊息封緩衝器 構造。不管依據HS模式之連接或是依據FS模式之連接都可Speed) mode (hereinafter referred to as the HS mode), which enables high-speed data communication. When using such a USB2.0-compliant functional device, for example, when a 512-byte memory is connected according to the Hs mode, the 512-byte memory can be used as a 1-message message buffer structure. In the case where 512 bytes are connected according to the FS mode, the 64-byte memory can be used as a 1-message buffer structure. Regardless of whether the connection is based on the HS mode or the connection based on the FS mode

12279791227979

將5 1 立兀組作為1訊息封緩衝器處理,但是在FS模式使用 係大量傳輸(bulk transfer)之最大訊息封容量之64位元 組’不使用剩下之448位元組。 ☆ 依據FS模式連接之情況,由功能裝置構成之系統之 緩衝器使用64位元組,不使用剩下之448位元組,但是作 為I12位^元組之記憶體之1訊息封緩衝器處理,利用1訊息 封緩衝器之5 1 2位元組整體,寫入資料或讀出資料。因 而在向緩衝為寫入資料或自緩衝器讀出資料之期間,無 去自別的向緩衝器存取,向主電腦進行^要求或〇υτ要 长毛生元全之NAK(Negative Acknowledge)響應(否定塑 ,)。發生NAK響應時,對進行USB連接之主電腦要求再傳 U Λ息封’發生專待來自主電腦之再傳送之傳送等待。 又在自別的無法存取U S Β緩衝器之情況,在對進行υ § β連 接之主電腦進行I Ν要求或OUT要求之期間,發生訊息封損 失’還發生NAK響應。 ' 三、【發明内容】 要解決之誤顥 於疋’在以彳主之按照亂息封早位進行之資料之通彳古, 因儲存訊息封單位之資料不會因通信模式而變,儘管係空 狀態卻發生無法儲存資料之部分,在通信中無法自別的存 取有發生對進彳亍資料通信之主電腦拒絕接收之狀態之問 題。 〜 本發明為解決上述之問題點,其目的在於提供一種通 信控制器及通信方法,在按照訊息封單位進行資料之通信The 5 1 vertical block is treated as a 1-message buffer, but it is used in the FS mode, which is 64 bytes of the maximum message block capacity of bulk transfer, and does not use the remaining 448 bytes. ☆ According to the connection of the FS mode, the buffer of the system composed of functional devices uses 64 bytes, and the remaining 448 bytes are not used, but it is treated as a message envelope buffer of the I12 bit ^ memory. Use the entire 5 1 2 bytes of 1 message buffer to write or read data. Therefore, during the period of writing data to the buffer or reading data from the buffer, there is no need to access the buffer from the other, and make a ^ request to the host computer or a NAK (Negative Acknowledge) response from the host computer ( Negative plastic,). When a NAK response occurs, a retransmission is requested from the host computer connected to the USB. U Λ 息 封 ’A transmission wait is waiting for retransmission from the host computer. Also, in the case where the USB buffer cannot be accessed by others, during the time when an IN request or an OUT request is made to the host computer making the υ β connection, a message loss occurs and a NAK response occurs. 'III. [Content of the invention] The mistakes to be solved in Yu' are in the history of the data that was sent by the master in accordance with the chaos, and because the data of the unit of message storage will not change due to the communication mode, although There is a problem that the data cannot be stored in the state of being in the air, and there is a problem that the host computer refuses to receive data during the communication. ~ In order to solve the above problems, the present invention aims to provide a communication controller and a communication method for communicating data in units of message envelopes.

1227979 五、發明說明(3) 4 ’可抑制在和、隹>、 態。 行通^之主電腦之間發生拒絕接收之狀 決課題之^^ 本發明之通传批 。 封所含之資料量;,制益,按照訊息封單位接收和1訊息 儲存後傳送,具備二^種通信模式對應之資#,在暫時 2 5 ),暫時儲存所接思衣置(例如在本實施形態之記憶體 形態之緩衝器控制部=貢巧;及㈣裝置(例如在本實施 裝置儲存之訊息封數,知照該通信模式控制在該記憶 息封之通信模置在記憶裝置可儲存多個訊 憶裝置之訊息封i而照訊息封單位接收之資料之記 生。 々受化,可抑制拒絕接收之狀態之發 ρ ^此外,控制裝置在記憶裝置可儲存多個气自# 使得藉著變更在該記憶裝置内通信 二:a 7 δί1息封之儲存狀態改變較好。因而,按二南5儲 式υ的調整在記憶裝置儲存按照:=模 之儲存位置’可高效率的儲存資料。|位接收之資料 上述之收發資料經由萬用串列匯流排通传, 匯流排係USB2.0規格或其以上之上階規格較;。:用串列 ,用咖.〇規格或其以上之上階規格之萬用在 十月況,可按照通信模式控制儲存按照訊息封單位拯=彳之 料之記憶裝置之訊息封數並令改變,進行通信。欠之資1227979 V. Description of the invention (3) 4 ′ can be inhibited in the state of 和, 隹 >, and 态. A refusal of acceptance between the host computer and the host computer ^^ The subject of the present invention is approved. The amount of data contained in the cover; the system benefits, received in accordance with the message cover unit and transmitted after the 1 message is stored, with the information corresponding to the two communication modes #, in the temporary 2 5), temporarily storing the received clothes (such as in The buffer control unit of the memory form of this embodiment = Gong Qiao; and the device (for example, the number of messages stored in the device of this embodiment, knowing that the communication mode controlled in the memory according to the communication mode is set in the memory device and can be stored in the memory device). The message covers of multiple Xunyi devices are recorded according to the information received by the message cover units. 々 Acceptance can suppress the rejection of the state of rejection. ^ In addition, the control device can store multiple Qi from # in the memory device so that By changing the communication in the memory device two: a 7 δί1 The storage state of the information seal changes better. Therefore, according to the adjustment of the two-south 5 storage type υ, the storage device is stored according to: = modular storage position 'can be highly efficient Stored data. | Received data The above-mentioned transmission and reception data are transmitted through the universal serial bus. The bus is of USB2.0 specification or above and higher-level specifications .: Use serial, use coffee.〇Specification or Above it Grid of the universal resource under the conditions of October, the communication mode can be controlled in accordance with the message storage unit of sealing material of the message memory save = left foot of the sealing means and the order number change communication.

1227979 立、發明説明(4) 本發明之 所含之資料量 存於記憶裝置 備模式指定步 定之通信模式 定步鱗’在指 模式之情況, 控制步驟,在 況,在記憶裝 封。依據這種 位接收之資料 絕接收之狀態 此外,在 況,藉著變更 息封之儲存狀 存按照訊息封 四、【實施方 以下,參 外,以下之言穿 限定以下之說 說明在本 表示在終端裝 表機等終端裝 通信方法,按照訊息封單位接收和1訊息封 不同之多種通信模式對應之資料,在暫時儲 (例如在本實施形態之記憶體25)後傳送,具 驟,指定通信模式;及控制步驟,按照所指 控制在記憶裝置儲存之訊息封數;在模式指 疋為係在記憶裝置可儲存多個訊息封之通信 在記憶裝置設定多個訊息封之儲存位置;在 記憶裝置可儲存多個訊息封之通信模式之情 置之訊息封之健存位置暫時儲存多個訊息 方法,按照通信模式控制儲存按照訊息封單 之記憶裝置之訊息封數並令改變,< 抑制拒 之發生。 兄憶裝置可儲存多個訊息封之通信模式之情 在該記憶裝置内之訊息封之儲存位置可令訊 態改變。因而,可按照通信模式高效率的儲 單位接收之資料。 式】 -1 照圖面詳細說明本發明之較佳實施形態。此 明係表示本發明之實施例,本發 解釋未 明。 貫施形態之通信控制器之一形態例。圖丨係 置形成之裝置控制器之方塊圖。在此,在列 置形成係通信控制器之裝置控制器,但是終1227979 Legislation and description of the invention (4) The amount of data contained in the present invention is stored in the memory device. The standby mode specifies the communication mode. The fixed communication mode is in the mode, the control step, and in this case, the memory is sealed. In addition, under the condition, by changing the storage status of the information envelope, the information is stored in accordance with the information cover. The terminal-mounted communication method such as a terminal meter is to receive data corresponding to multiple communication modes different from one message cover according to the message cover unit, and then transmit it after temporarily storing (for example, the memory 25 in this embodiment). Communication mode; and control steps, according to the control of the number of messages stored in the memory device according to the indicated; in the mode refers to the communication of multiple message envelopes that can be stored in the memory device; set the storage location of multiple message envelopes in the memory device; The memory device can store multiple message envelopes in the communication mode. The location of the message envelope is temporarily stored in multiple message methods, and the number of messages in the memory device according to the message envelope is controlled and changed according to the communication mode. ≪ Inhibit rejection. Brother memory device can store multiple communication modes of message cover The storage location of message cover in the memory device can change the status of the message. Therefore, the data received by the storage unit can be efficiently performed according to the communication mode. [Formula] -1 A preferred embodiment of the present invention will be described in detail with reference to the drawings. This description indicates an embodiment of the present invention, and the explanation of the present invention is unclear. An example of a communication controller that implements the form. Figure 丨 is a block diagram of the device controller. Here, the device controller of the communication controller in the array is formed, but the device controller

IHl 第10頁 1227979IHl Page 10 1227979

端裝置和主電腦連接,主電腦之中央處理裝置(CPU : Central Processing Unit)和終端裝置之中央處理裝置 (CPU)經由裝置控制器進行通信裝置。又,終端裝置和主 電腦利用U S B電緵連接後進行通信,但是係例如如利用 ISDN(Integrated Service Digital Network)之通信網路 之以訊息封形式進行通信之情況,也可一樣的在通信控制 器按照訊息封單位儲存資訊後進行通信。此外,在圖j, 省略主電腦及終端裝置之CPU。如圖1所示,在USB裝置控 制器設置USB界面部(以下簡稱為phy)i 1、USB端點控制器 1 2以及外部匯流排界面部(b C U ·· B u s C ο n t r ο 1 U n i t) 1 3。 USB界面部11利用類比收發器或串列界面引擎等構成,進 行自主電腦傳送之資料之串列並列變換或依照USB協定之 訊息封之分析或產生等,控制和USB匯流排之界面,進行 資料通信。外部匯流排界面部丨3控制終端裝置之cpu等處 理裝置或和DMA(Direct Memory Access)控制器連接之匯 力IL排 進行負料通#。USB端點控制器1 2構成自主電腦成 為終端裝置側之資料之接收口之接收端點和成為傳送口之 傳U 點之2種端點,係對於主電腦進行收發資料之緩衝 之部分。此外,在本實施形態說明USB端點控制器1 2具有 傳运端點和接收端點各1個之情況,但是具有多個傳送端 點和接收端點也可。又,USB端點控制器1 2設置多個記憶 體將傳送端點和接收端點之其中一方或兩者設為雙緩衝 構造也可。 在USB端點控制器1 2設置傳送控制部丨4、接收控制部The end device is connected to the host computer. The central processing unit (CPU) of the host computer and the central processing unit (CPU) of the terminal device communicate with each other through the device controller. In addition, the terminal device and the host computer communicate with each other via a USB cable. However, for example, if the communication is performed in the form of a message using an ISDN (Integrated Service Digital Network) communication network, the communication controller can also be used. Communicate after storing information in message envelopes. In addition, in Fig. J, the CPUs of the host computer and the terminal device are omitted. As shown in FIG. 1, a USB interface unit (hereinafter referred to as phy) i 1, a USB endpoint controller 12 and an external bus interface unit (b CU ·· B us C ο ntr ο 1 U nit) 1 3. The USB interface unit 11 is composed of an analog transceiver or a serial interface engine, and performs serial and parallel conversion of data transmitted by an independent computer or analysis or generation of a message envelope according to the USB protocol, and controls the interface of the USB bus for data Communication. The external bus interface section 3 controls the CPU and other processing devices of the terminal device or the power IL bus connected to the DMA (Direct Memory Access) controller for negative material communication #. The USB endpoint controller 12 constitutes the receiving endpoint of the data receiving port of the terminal device on the autonomous device side and the two endpoints of the transmitting U point as the transmission port, which are the buffering part for the host computer to send and receive data. In this embodiment, the case where the USB endpoint controller 12 has one transfer endpoint and one receive endpoint will be described. However, a plurality of transfer endpoints and receive endpoints may be used. In addition, the USB endpoint controller 12 may have a plurality of memories, and one or both of the transmission endpoint and the reception endpoint may have a double buffer structure. Set up a transmission control section on the USB endpoint controller 12 and a reception control section

第11頁 1227979 五、發明說明(6) 19、緩衝器控制部24以及記憶體25。 述所示,按照主電腦和終端裝置之通= = =; 之緩衝器構造’控制成緩衝器儲存之資料之儲:己=5 變。控制在記憶體25儲存之訊息封數,:狀心改 收端點之续俺哭搂、生 ^ σ ^ ’夬疋傳运端點和接 收=2之綾衝益構造,而且控制緩衝器儲存之 狀悲改變。例如被指派為如快閃 、 " 緩衝器之主記憶裝置可用作J體己= ^;IDE(Integrated , ce E1 ec t ron, cs} ^ J J ;;; # 之辅助記憶裝置之間進行資料通信之产 末寺 快閃記憶體(Disk Cache)等之緩衝器:主記;▲ 記憶體25。記憶體25在傳送端點和接收端點:用,: :端點或接收端點可作為被指派緩衝器之共用緩衝哭:此 灸ΪΓ: 2將記憶體作為雙緩衝器構造之:憶體 用 合共用緩衝器、傳送用緩衝器、#收用緩衝 在傳送控制部14設置傳送用ΡΗΥ側控制部15、傳送用 Toggle旗標部16、傳送用BCU側控制部17以及傳送用緩衝 器界面部1 8。傳送用PHY側控制部丨5控制對 傳送,自用作傳送用緩㈣讀出資料後輸= 二控制部15具有和記憶體25對應之讀用計數器,輸出記憶 體25之讀位址。傳送用BCU側控制部17向被指派為用作傳 ^用緩衝态之緩衝态之S己憶體2 5寫入來自外部匯流排界面 413之資料。傳送用BCU側控制部17具有和記憶體U對應 寫用。十數态’輸出^己’(思體2 5之寫位址。傳送用丁 〇 g g 1 e旗 1227979 五、發明說明(7) 二己隐體25之BCU側緩衝器或PHY側緩衝器之指 “乂 器之資料傳送完了而記憶_ 。切:;寫入BCU側緩衝器之資料,令傳送用_ 供;! ?用緩衝器界面部18依照傳送用Toggle旗標 對應:寫位:來侧自t 又,值、、,^ ^寫來自傳迗用BC U側控制部1 7之資料。 體25和U器界面部U供給成為PHY側緩衝器之記憶 PHY側控V部;5 出對應之讀位址’讀出資料後,向傳送用Page 11 1227979 V. Description of the invention (6) 19, buffer control unit 24 and memory 25. As shown in the description, according to the buffer structure of the host computer and the terminal device = = =; control the storage of the data stored in the buffer: has = 5 changes. Control the number of messages stored in the memory 25: the continuation of the change of the end point of the heart, crying, generating ^ σ ^ ', transporting the end point and receiving = 2 of the Chongyi structure, and controlling the buffer storage Sadness changed. For example, the main memory device assigned as a flash, " buffer can be used as the J body = ^; IDE (Integrated, ce E1 ec t ron, cs) ^ JJ ;; # between the auxiliary memory devices Buffer for data communication such as Flash Cache (Disk Cache), etc .: Master; ▲ Memory 25. Memory 25 is used at the transmitting and receiving endpoints::,: The endpoint or receiving endpoint can be used as Shared buffer assigned buffer: This moxibustion ΪΓ: 2 The memory is structured as a double buffer: a shared buffer for memory, a buffer for transmission, and a #buffer are set in the transmission control unit 14 for transmission. Side control unit 15, transmission Toggle flag unit 16, transmission BCU side control unit 17 and transmission buffer interface unit 18. The transmission PHY side control unit 5 controls the transmission, and it is used as a buffer readout for transmission Data input back = The second control unit 15 has a read counter corresponding to the memory 25 and outputs the read address of the memory 25. The BCU-side control unit 17 for transmission is assigned to a buffer state that is used as a buffer state for transmission. S Self Memory 2 5 Writes data from external bus interface 413 The BCU-side control unit 17 for transmission has a write function corresponding to the memory U. The ten-digit state 'output ^ self' (thinking address of the body 25. Transmission ding 0gg 1 e flag 1227979 V. Description of the invention (7) The BCU-side buffer or PHY-side buffer of the hidden body 25 refers to "memory data has been transferred and memorized _. Cut :; write the data of the BCU-side buffer, for transmission _ supply;!? Use buffer The controller interface unit 18 corresponds to the Toggle flag for transmission: write bit: from side t, value ,,, ^ ^ writes data from the controller unit 17 on the BC U side of the transmitter. The body 25 and the U interface unit U It is supplied to the memory PHY side control V part which becomes the PHY side buffer; 5 Read out the corresponding read address', and then send it to the transmission

Toggle旗標部: =側控制部20、接收用 哭瓦而都99 接收用BCU側控制部22以及接收用緩衝 ;、之寫料*二欠用PHY側控制部20具有和該記憶體25對 二用计數盗’輸出記憶體25之 控制部22自被指派為用作接收用緩衝…二C: tr體5以Γ斗後輸出。接收用BCU側控制部22具有。和該 衝Λ之讀用計數器’管理對記憶體25之BCU側緩 了 緩變 入 /成工狀悲%,右有被寫入PHY侧緩衝器之 :丄赶:1 Γ ggle旗標切#,進行BCU側緩衝器權 ’” °°刀換。接收用緩衝器界面部2 3依昭接收用 ί態龙供給成為m侧緩衝器之記憶體25和 L體5對應之來自寫用計數器之寫位址,寫入來自接 收用PHY側控制部2〇之資料。又,接收用緩衝器界面初 供給成為则側緩衝器之記憶體25和該記憶體25對應之來 第13頁 1227979 五、發明說明(8) =2用4Ϊ器之讀位址’讀出資料後,向接收咖側控 24脾Ϊ 2施形態之⑽端點控制器12利用緩衝器控制部 24將^憶體25指派為傳送端點之緩衝器,而且按照主電腦 ^ 端哀置之通信模式決定記憶體25之緩衝器構造,栌 ,緩衝器儲存之資料之儲存狀態改冑。usB端 % =:;rT〇ggie旗標部16之指示用傳送用二 缓:43緩=記憶體25進刪側緩衝器及phy側 BC;Λ -Η 3 ^ # ,, BCU側缕衡4 Υ ^ ί 儲存狀態改變邊向成為 寫入。又,USB端點控制器12利用傳 :用m側控制部15自成為ΡΗγ側緩衝; 令在資料之緩衝器之儲存狀態改變邊=界面 又,在本實施形態之USB端點护制哭彳9心 主電腦和終端裝置之通信模式決定按照 造,控制成緩衝器儲存之資料之儲^離緩衝為構 控制器12按照來自接收ffiT〇ggle旗_ 1、 =。USB端點 緩衝器界面部23自構成緩衝器之記;體:示用接收用 ϋ'ΛΡΗΥ , 用PHY側控制部2 0之資料之緩衝哭1邛11輸入接收 為BCU側緩衝器之記憶體25寫入的儲存狀態改變邊向成 BCU #1 ^ #J ^22 ^ ^ # f,i ^ 1 2 i,J w攱衝态之記憶體25讀Toggle flag section: = side control section 20, receiving cry tile and all 99 receiving BCU side control section 22 and receiving buffer;, the material written * 2 owing PHY side control section 20 has 25 pairs of the memory The control unit 22 of the dual-use counter-pirate 'output memory 25 has been designated as a receiving buffer ... The second C: tr body 5 is output after Γ. The receiving BCU-side control unit 22 is provided. And the reading counter for reading Λ manages the BCU side of the memory 25, which is slowly changed into the completion / successful state. The right side is written into the PHY side buffer: 丄 rush: 1 Γ ggle 旗 标 切 # The BCU-side buffer right '”°° tool change. The receiving buffer interface unit 2 3 supplies the memory 25 and L-body 5 that become the m-side buffer according to the receiving receiving dragon. Write the address and write the data from the receiving PHY-side control unit 20. Also, the receiving buffer interface is initially supplied with the memory 25 that becomes the regular buffer and the corresponding memory 25. Page 13 1227979 V. Description of the invention (8) = 2 After reading the data with the reading address of the 4 device, control the 24 spleen to the receiving side. 2 The endpoint controller 12 uses the buffer control unit 24 to assign the memory 25. The buffer for transmitting the endpoint, and the buffer structure of the memory 25 is determined according to the communication mode of the host computer. The storage state of the data stored in the buffer is changed. UsB end% = :; rT〇ggie The second transmission for the instruction transfer of the flag section 16: 43 transitions = memory 25 to delete side buffer and phy side BC; Λ-Η 3 ^ # ,, BCU side strand balance 4 Υ ^ ί The storage state change side becomes writing. Also, the USB endpoint controller 12 uses the transmission: the m-side control unit 15 is used to buffer itself on the P ; γ side; Storage state change side = interface. In this embodiment, the USB endpoint protection mechanism is used. The communication mode between the host computer and the terminal device is determined according to the manufacturing process. The storage is controlled by a buffer. 12 According to the receiving from the ffiTggggle flag _ 1, =. The USB endpoint buffer interface section 23 self-constitute the buffer; the body: 接收 'ΛΡΗΥ for display reception, and the buffer of the data from the PHY side control section 20 1 邛 11 The input is received as the memory of the BCU side buffer. The storage state changes to BCU # 1 ^ #J ^ 22 ^ ^ # f, i ^ 1 2 i, J w 攱 state memory 25 reading

第14頁 1227979Page 14 1227979

之儲存狀態改變邊向外部 出資料後,邊令在資料之緩衝器 匯流排界面部1 3輸出。 個值ί ϊ輸之動作之一形態例。則傳輸之處理由多 =輪早位(4理資料)構成’例如如列 二向二電腦向終端裝置(列表機)傳輪資料之情況,⑽傳 =^理由多個術處理資料構成,#利用掃描器取入影 像—貝料般在自終端裝置(掃描器)2向主電腦傳輸資料之情 況,BCU傳輸之處理由多個in處理資料構成。 圖2係表示處理資料之一構造例之模式圖,如圖2所 二丄處理資料38由記號訊息封38a、資料訊息封38b以及連 ,交換訊息封38c之3種訊息封構成。最初自主電腦向終端 4置傳送具有裝置位址及端點資訊之記號訊息封38a。在 USB界面部丨丨將記號訊息封38a解碼後, 以記號I給終端裝置之記號後,決定在資料=】= 端點。決定在資料傳輸指派之端點後,向USB端點控制器 1 2傳送在資料傳輸被指派之端點號碼和記號之種類。在 USB端點控制器丨2按照在資料傳輸被指派之端點號碼和記 號之種類進行用以傳送或接收資料訊息封38b之準備。例 如’依據最初之OUT記號訊息封38a決定應使用哪一個接收 端點接收資料後,用所決定之接收端點接收自主電腦傳送 之資料訊息封38b。在圖1所示之USB裝置控制器1〇之情After the storage state is changed and the data is output to the outside, it is ordered to output in the buffer interface section of the data. An example of the form of the action of the value ί. Then there are many reasons for transmission = round early position (data management) structure 'for example, if the column two to two computer transfers round data to the terminal device (listing machine), it is transmitted = ^ reason multiple data processing data structure, # Fetching images using a scanner—in the case of transmitting data from the terminal device (scanner) 2 to the host computer like a material, the BCU transmits data for multiple in processing data. FIG. 2 is a schematic diagram showing a structure example of processing data. As shown in FIG. 2, the processing data 38 is composed of three types of message covers: a token message cover 38a, a data message cover 38b, and a link, and an exchange message cover 38c. Initially, the autonomous computer sends a token message cover 38a with the device address and endpoint information to the terminal 4. After decoding the token message cover 38a in the USB interface section, and giving the token to the terminal device with the symbol I, it is determined that the data =] = the endpoint. After deciding on the endpoints assigned to the data transfer, the USB endpoint controller 12 is transferred to the endpoint number and the type of the tokens assigned to the data transfer. The USB endpoint controller 2 prepares for transmitting or receiving a data message cover 38b according to the types of endpoint numbers and symbols assigned during data transmission. For example, according to the initial OUT token message cover 38a, after determining which receiving endpoint should be used to receive data, use the determined receiving endpoint to receive the data message cover 38b sent by the autonomous computer. The USB device controller 1 shown in Figure 1

況’就在被指派為接收用緩衝器之記憶體25儲存在USB界 面部11串列並列變換後之資料。用所決定之接收端點接收 自主電腦傳送之資料訊息封3 8 b後,用連繫交換訊息封3 8 cIn the case, the memory 25 designated as the receiving buffer stores the serially-parallel-converted data on the USB interface face 11. After receiving the data message sent by the autonomous computer with the determined receiving endpoint 3 8 b, use the connection exchange message cover 3 8 c

第15頁 1227979Page 15 1227979

接收下一資料 五、發明說明(10) 通知主電腦是否 點控制器1 2將連 面部11按照連繫 USB匯流排輸出£ 自主電腦向 料3 8構成’例如 料構成,使用接 令在緩衝器之資 記憶體25(BCU側 產生儲存資料之 正常的接收資料後儲存於記憶體。端 繫父換之資訊交給USB界面部π後,USB界 父換之資訊產生連繫交換訊息封38c後向 n知裝置傳送之資料由連續之多個處理資 ,在資料接收之情況因由多個〇ϋΤ處理資 收端點時令緩衝器之儲存狀態改變,藉著 料之健存狀態改變至最佳之狀態,隨^自 緩衝器)將資料讀入終端裝置2可在緩衝器 空的位置,在記憶體25(ΡΗΥ側緩衝器)可^ 如利用掃描器取入影像資料般在自終端裝置(掃描哭 向主電腦傳輸資料之情況,依據最初之ΙΝ記號訊息封決 應自哪一傳送端點傳送資料。在圖i所示之USB裝置控制哭 1 0之情況,在USB界面部11對傳送用緩衝器儲存之資二料進。 行串列並列變換後作為資料訊息封38b傳給主電腦。' MB 點控制器1 2依據自主電腦送回之連繫交換訊息封識別 資料傳送是否成功。又,一般資料傳送之處理因由多3個U 處理資料38構成,在使用傳送端點若可令緩衝器之儲存狀 態改變,藉著令在緩衝器之資料之儲存狀態改變至最俨之 狀態’隨著自記憶體25(PHY侧緩衝器)傳送資料可在緩^ 裔產生儲存資料之空的位置,,可將來自終端裝置之下一 資料寫入記憶體25(BCU側緩衝器)。 、 在如上述所示構成USB裝置控制器丨〇之情況,緩衝哭 1227979Receive the next information. 5. Description of the invention (10) Notify the host computer whether to point the controller 1 2 to output the connected face 11 according to the connected USB bus. The data memory 25 (the BCU side generates the normal received data that stores the data and stores it in memory. After the information of the parent exchange is passed to the USB interface section π, the information of the USB exchange of the parent exchange generates a connection exchange message cover 38c. The data transmitted to the N-knowledge device consists of multiple consecutive processing resources. In the case of data reception, the storage status of the buffer changes when multiple endpoints are processing the data, and the storage status of the material is changed to the best by the expected health status. In the state, the data can be read into the terminal device 2 from the buffer device. The buffer device can be emptied, and the memory 25 (the buffer on the PY side) can be read from the terminal device like the image data with a scanner. Scan the transmission of data to the host computer according to the initial INN message, which transmission endpoint should be used to transmit the data. In the case where the USB device controls cry 10 as shown in Figure i, the USB interface unit 11 transmits the data. Use The information stored in the device is imported. After being converted in parallel, it is transmitted to the host computer as a data message cover 38b. The MB point controller 12 identifies whether the data transmission was successful based on the connection exchange message cover returned by the autonomous computer. Also, The processing of general data transmission is composed of more than 3 U processing data 38. If the transmission end point can be used to change the storage state of the buffer, the storage state of the data in the buffer can be changed to the highest state. The data transmitted from the memory 25 (PHY-side buffer) can be used to generate empty positions for storing data, and the next data from the terminal device can be written to the memory 25 (BCU-side buffer). When the USB device controller is constituted as shown above, the buffer cry 1227979

,制部24將記憶體25指派為傳送端點或接收端點之 :之腦和!端裂置之連接模式控制在記憶體25儲 ::汛心封數’可決定記憶體25之緩衝器構造 衝益控制部24藉著改變在記憶體25儲存之訊息封數,可= 照通信模式令記憶體2 5儲存按照訊息封單位接收之資料。 ^如’在使用512位元組之記憶體25依據HS模式或通信容 二比HS模式小之FS模式進行通信之情況,緩衝器控制抑 =模巧制在記憶體25儲存之訊息封數,使得變成^ 心于之谷ϊ係5 1 2位兀組之】訊息封緩衝器構造;在以模式 因1/息封之容量係大量傳輸(bulk transfer)之最大訊息 封谷量之64位元組,可控制在記憶體25儲存之訊息封數, ,變成包含8訊息封之構造。又,如後述所示,緩衝器控 制部24控制在記憶體25儲存之訊息封數,而且利用因收發 而黉成空狀態之緩衝器進行資料之儲存狀態之改變,避免 在主電腦和終端裝置之間發生NAK響應,可防止傳送等待 或接收等待。此外,在本實施形態,如圖丄所示構成usb裝 置控制器10,但是總之只要在構造上,依據連接模式決定 圮憶體25之緩衝器構造,利用緩衝器控制部24使得儲存資 料之緩衝器之儲存狀態改變即可。 ▲說明USB傳輸之通信形式及按照通信形式令儲存狀態 改變之記憶體。圖3係表示儲存在終端裝置和主電腦之間 進行之資料之緩衝器之儲存狀態例之流程圖。在此,在圖 3、’ USB傳輸使用USB2· 0規格之USB功能裝置依據係通信形 式之HS模式或FS模式之連接模式連接列表機等終端裝置和The control unit 24 assigns the memory 25 as the brain of the transmitting endpoint or the receiving endpoint! The connection mode of the end split is stored in the memory 25 :: the number of flood hearts can determine the buffer structure of the memory 25. The profit control unit 24 can change the number of messages stored in the memory 25 by changing the number of messages stored in the memory 25. The mode allows the memory 2 5 to store data received in message envelope units. ^ If 'in the case of using 512-byte memory 25 to communicate according to the HS mode or the FS mode with a smaller communication capacity than the HS mode, the buffer control is = the number of messages stored in the memory 25 is modeled, Make it ^ the valley of the heart ϊ is a 5 1 2 bit group] message seal buffer structure; in the mode due to the capacity of 1 / interest seal is the maximum message transfer volume (bulk transfer) of 64 bits The group can control the number of message envelopes stored in the memory 25, and becomes a structure including 8 message envelopes. As will be described later, the buffer control unit 24 controls the number of messages stored in the memory 25, and changes the storage state of the data by using a buffer that has become empty due to transmission and reception, so as to avoid the host computer and the terminal device. A NAK response occurs in between to prevent transmission waiting or receiving waiting. In addition, in this embodiment, the USB device controller 10 is configured as shown in FIG. 但是, but in short, as long as the structure is determined according to the connection mode, the buffer structure of the memory 25 is used, and the buffer control unit 24 is used to buffer the stored data. The storage status of the device can be changed. ▲ Describe the communication form of USB transmission and the memory that changes the storage status according to the communication form. Fig. 3 is a flowchart showing an example of a storage state of a buffer for storing data performed between a terminal device and a host computer. Here, as shown in Figure 3, the USB function using the USB 2.0 device with USB 2.0 specification is connected to terminal devices such as list machines according to the HS mode or FS mode of the communication mode.

第17頁 1227979Page 17 1227979

五、發明說明(12)V. Description of the invention (12)

係主電腦之電腦本體’進行5 1 2位元組之資料通信。又, 使用圖3,說明依據HS模式或FS模式之連接模式傳送資料 之=况,但是例如係LS模式之下階模式也可,係比Hs模式 上階之模式也可。在此情況,依據連接終端裝置和主電腦 之連接模式選擇USB功能裝置。此外,在本實施形態,在 主電腦和終端裝置之間通信之資料暫時儲存於被指派為 / 2位凡組之緩衝器之記憶體25,但是例如係如1 〇24位元 組之具有比5 1 2位元組上階之容量之緩衝器也可。 如圖3所示,自主電腦向終端裝置以訊息封為單位傳 送多個處理資料(S41)。此時,經由USB界面連接終端裝置 矛口主電腦,在USB例如係υδΒ2·〇規格之情況,按照如以模 式或HS模式之連接模式連接後進行資料通信。在連接模式 fHS模式之情況,為了儲存資料之容量係512位元組之資 枓:512位元組之記憶體25變成}個緩衝器構造,在1訊息 ,,衝器儲存512位元組之資料(S42a)。在連接模式是^ 板,而不是HS模式之情況,因將FS模式之大量傳輸之最大 封曰合里規疋為6 4位兀組,5 1 2位元組之記憶體2 5變成 1個容I係6 4位元組之sm、也 丄 加 、、且之8個綾衝為構造,在δ個訊息封緩衝 益各自儲存64位元組之資料(S42b)。於是,512位元组之 記憶體2 5之訊息封摄诰田异| %白u [ 、 .^ f構w因取大吼息封大小依據連接模式而 二’在HS杈式和FS模式不同。因而,依據連接模式決定記 憶體25之ί衝器構造,在各緩衝器儲存資料。此外,1訊 息封缓衝!!意指儲存按照訊息封單位接收之資料之分割之 一個緩衝器,在1訊息封緩衝器儲存丨訊息封之資料。口The computer body of the host computer 'performs 5 1 2 byte data communication. In addition, using FIG. 3, the case of transmitting data according to the connection mode of the HS mode or the FS mode will be described. However, for example, the lower-order mode of the LS mode may be used, and the higher-order mode of the Hs mode may also be used. In this case, select the USB function device according to the connection mode between the terminal device and the host computer. In addition, in this embodiment, the data communicated between the host computer and the terminal device are temporarily stored in the memory 25 designated as a buffer of the 2 bit genset, but for example, it has a ratio of 1024 bytes. A buffer of 5 1 2 bytes of higher order capacity is also available. As shown in FIG. 3, the autonomous computer transmits a plurality of processing data to the terminal device in units of message envelopes (S41). At this time, the terminal device is connected to the host computer via the USB interface, and in the case of USB such as υδΒ2 · 〇 specification, the data communication is performed according to the connection mode such as the mode or the HS mode. In the case of the connection mode fHS mode, the capacity of storing data is 512 bytes. The memory 25 of 512 bytes becomes a buffer structure. In 1 message, the buffer stores 512 bytes. Information (S42a). In the case where the connection mode is ^ board instead of HS mode, the maximum transmission time limit for mass transmission of FS mode is 64 bits, and 5 1 2 bytes of memory 25 becomes 1 The capacity I is a 64-bit sm, which is also added, and the 8 bursts are structured, and each of the δ message envelopes stores 64-bit data (S42b). Therefore, the information of the 512-byte memory 2 5 is blocked by Putian Yi |% 白 u [,. ^ F struct w is different from the size of the connection block depending on the connection mode, and is different in the HS and FS modes. . Therefore, the memory structure of the memory 25 is determined according to the connection mode, and data is stored in each buffer. In addition, 1 message seal buffer! ! Means a buffer that stores the data received according to the message envelope unit, and stores the data of the message envelope in the 1 message envelope buffer. mouth

1227979 、發明說明(13) __ 在依據J大訊4、封大* *同之HS模式或 端裝置和主電腦之情況,被指派為記憶體之緩衝終 可採用各種構造。冑用圖4說明依照以訊息 f造 個處理資料之緩衝器構造之構造例。纟此, J夕 於資訊處理裝置512位元組之緩衝器之 =1 係關於如1 0 24位元組之比512位元組上階之一=例如 也可。圖4⑷表示以單缓衝器構造設置512位L且之t 體25後依據HS核式連接之情況之緩衝器41之構造,在上主 況和上述一樣,以1個旬自射绘i _此丄 在此情 示,在FS模式因將最所 裔42以-個之容量係64位元組之8個訊、:衝 緩衝器42al至42a8)構成…樣的,使用圖4(CHK息封 4(e),可說明依據HS模式及以模 )及圖 造。在此情況係Η固記憶體係512位元组之衝器構 情況’如圖4(c)所示,依照HS模式連 ^衝,益構造之 個之容量係512位元組之2個訊息封緩 、衝益43成為一 4 3al及訊息封緩衝器43a2)之構造。如圖^^封緩衝器 模式因將最大訊息封容量規定為64位元ld)所示’在FS 息封緩衝器各自分割成以位元組之8個气在HS模式之訊 衝器44變成整體上16個訊息封緩衝哭 緩衝器,緩 至4 4al6)之構造。又,如圖4(e)所示,f緩衝器44al 位元組之雙緩衝器構造之情況,緩固、圮憶體係5 1 2 緩衝器係64位元組之2個訊息封緩衝器之構造為1個訊息封 使用圖5說明在被指派為緩衝器^記憶ί進行之資料1227979 、 Invention description (13) __ In the case of HS mode or end device and host computer according to J Daxun 4, Feng Da * *, the buffers assigned to the memory can finally adopt various structures. A description will be given of a configuration example of a buffer structure for processing data by using the message f using FIG. 4. At this point, J Xi = 1 in the 512-byte buffer of the information processing device is about one of the 512-byte upper orders such as 1024-bytes = for example, it is also possible. Fig. 4 (a) shows the structure of the buffer 41 according to the HS core connection after the 512-bit L and the t-body 25 are set in a single buffer structure. In the main case, the same is described above. Here's the information. In the FS mode, the most common 42 is composed of 8 messages of 64 bytes in a capacity of 64 bytes, and the buffers 42al to 42a8 are constituted ... Cover 4 (e), which can be explained according to the HS model and model) and drawing. In this case, the structure of the 512-byte system of the solid memory system is shown in Figure 4 (c). According to the HS model, the capacity of the structure is 2 message packets of 512-byte. The buffering and buffering 43 becomes a structure of 4 3a1 and a message sealing buffer 43a2). As shown in Figure ^^, the buffering buffer mode specifies the maximum message envelope capacity as 64-bit ld), as shown in the figure below. In the FS, the message buffering buffer is divided into 8 bytes in bytes. On the whole, 16 message buffer buffers are buffered, and the structure is reduced to 4 4al6). In addition, as shown in FIG. 4 (e), in the case of the double buffer structure of the 44-byte buffer of the f buffer, the 5 1 2 buffer of the slow solidification and memory system is the 64-byte buffer of two message buffers. Structured as a message envelope. Use FIG. 5 to illustrate the data in the memory that is assigned as a buffer.

1227979 五、發明說明(14) mm例。圖5係表示缓衝器之儲存狀態之模 傳送資料之情況圖,θ說明自主電腦向列表機等終端裝置 資料之情況也二”知描器等終端裝置向主電腦傳送 態改變。在囷5,係以二列上機·、緩4衝器之緩衝器儲存狀 體25後依照FS槿十,早、,’衝态構造設置5 1 2位元組之記憮 以雙緩衝器構造:置接,但是對於如圖4⑷所示‘1227979 V. Description of the invention (14) mm. Figure 5 is a diagram showing the mode of transmitting data by the storage state of the buffer. Θ indicates the case where the autonomous computer sends data to the terminal device such as the list machine. Second, the terminal device such as the scanner changes the state of the host computer. It is based on two rows of machines, buffers and buffers of 4 punches. After storage of the body 25, according to the FS hibiscus ten, early ,, the record of 5 1 2 bytes is set in the punch structure. The double buffer structure is used: Connection, but as shown in Figure 4⑷

模式連接之情;:置:個;5乂位元組之記憶體後依照FS 在圖4(b : :樣,可令資料之儲存狀態改變。 隹aub)所不之緩衝器之 時:在立元組之記憶體變成緩衝器之 位兀組之8 Λ息封緩衝器構造。有8訊息 里1 未自主電腦接收資料時係空狀能主=°。之緩衝器 為…組之1訊息封分量之U,V接〜= 量之:料儲存於訊息封緩衝胸(圖二 於七心封緩衝器42al之訊息封例如係具有:存 t ;: ,〇ϋτ,,,,,, 〇,, t, „ 重係64位疋組之資料訊息封等訊息封3個時,如 1备 不’3訊息封之資料依次儲存於訊息封緩衝哭3 )所 4二。在自主電腦接收各訊息封後健 ' 5(c)所示健存於訊息封緩衝器42a5,按照圖 封訊息封之資料,變成佔滿訊息封緩衝器4二至=接收 狀悲。圖5(d)表示終端裝置之CPU讀出係 之 存於訊息封緩衝器42al之資料之途中 '心于之儲 衝器42al之資料之讀出完了之情況 二。:訊息封緩 如圖5 ( e)所示訊息封Mode connection :; set: a; 5 乂 bytes of memory in accordance with FS in Figure 4 (b:: sample, can change the storage state of the data. 隹 aub) when the buffer is not: at The memory of the Lithuanian group becomes the buffer structure of the 8-bit buffer of the buffer group. There are 8 messages. 1 When the computer is not receiving data, it is empty. = °. The buffer is U, V of 1 message cover component of the group. The amount is: the material is stored in the message cover buffer chest (Figure 2 shows the message cover of the seven-heart seal buffer 42al, for example, having: t;:, 〇ϋτ ,,,,,, 〇 ,, t, „When there are 3 message covers, such as the data message cover of the 64-bit 疋 group, the data such as 1 backup is not stored in the message cover. 3) No. 4 2. After receiving each message cover on the autonomous computer, it is stored in the message cover buffer 42a5 as shown in Figure 5 (c). According to the information of the picture cover message cover, it becomes full of the message cover buffer. Figure 5 (d) shows the case where the CPU of the terminal device reads out the data stored in the message sealing buffer 42al. The reading of the data in the buffer 42al of the heart is finished. 2: The message sealing is as slow as Figure 5 (e)

第20頁 1227979 五、發明說明(15) 緩衝器42al變成空狀態。如圖 訊息封緩衝器42al之資料時, 自:,CPU讀入儲存於 主電腦所接收之連繫交換訊封緩衝器42a6儲存自 時,在PU讀出儲存於訊息封緩衝J :二封之資料。此 成緩衝器暫時使用64位元組之6 °°自1八之曰-貝料之期間,變 器之狀態。 °心十刀直之訊息封緩衝 緩衝為4 2之訊息封緩衝器 緩衝器之狀態加以改變。如圖5所_〜封分量之訊息封 f 42a2至訊息封緩衝器42a6所儲存之^料^在訊息封緩衝 窃42al至訊息封緩衝器42&5,'岡至汛息封緩衝 緩衝器42之資料之儲存狀態改變至2 f;:) -樣’令在 ”封緩衝器42a5之5訊息封緩衝器在儲= 猎者移動在緩衝器4 2之R印自& / 貝料之狀悲。 封緩一至訊資料,訊息 使用變成空狀態之訊息封緩衝器42 二大恶,又變成未 之狀態。如圖5⑷戶斤*,在緩衝器緩衝器42a8 f Μ ^ ί4ί ^42a6 ^ ^ t ^ ^ ^ 料。然後,終端裝置之cpu異綠屮 心封刀里之貝 存之資料德,訊自私/ 喂出在汛息封緩衝器42al儲 子之貝科後況心封緩衝器4 2 a 1變成允壯自t 口士 ^ ώ 緩衝器42a2以下储存之資料移動 資料之訊息封緩衝器。利用緩衛哭 貝枓就、交更儲存 存狀態之改變,但是可依據緩進行資料之儲 進行。 」低像紋衝的所儲存之資料之位址等Page 20 1227979 V. Description of the invention (15) The buffer 42al becomes empty. As shown in the message envelope buffer 42al, from: The CPU reads the associated exchange message envelope buffer 42a6 stored in the host computer and stores it in the message envelope buffer J: the second envelope data. This completed buffer temporarily uses 6 ° of 64 bytes from the state of the transformer during the period from the 18th to the 18th. ° The message sealing buffer with ten straight blades is buffered to 4 2 The message sealing buffer The status of the buffer is changed. As shown in Fig. 5 ~~ The contents of the message cover f 42a2 to the message cover buffer 42a6 are stored in the message cover buffer 42a to the message cover buffer 42 & 5, 'oka to the flood cover seal buffer 42 The storage status of the data is changed to 2 f; :) -like 'order' in the buffer buffer 42a5-5, the message buffer buffer is stored = the hunter moves in the buffer 4 2R printed from & / shell material Sadness. The first message is sealed, and the message uses the empty message to seal the buffer 42. The second evil is turned into an unused state. As shown in Figure 5, the household buffer *, in the buffer buffer 42a8 f Μ ^ ί4ί ^ 42a6 ^ ^ t ^ ^ ^ data. Then, the cpu of the terminal device is different from the information stored in the heart seal knife, which is selfish / feeds out the Beko heart seal buffer in the buffer box 42al of the flood seal 4 2 a 1 becomes Yunzhuang self-taught ^ ^ Buffer Buffer data stored below 42a2 Mobile data message seal buffer. Use the guard to cry and be prepared to change the storage state, but you can use the data based on the buffer. Storage. ”The address of the stored data, etc.

第21頁 1227979 1 五、發明說明(16) 例如,如圖5所示,a八# ώ 緩衝器控制部24計算訊息封:二之:料”^ 得在訊息封緩衝器42a2儲存之資f 3 之位址,使 =::將:息r 緩二====: 緩衝器控制部24 i i : J S ^器4212儲存之資料-樣, 口口 /1 〇 c 訊心封緩衝器4 2 a 3至訊自射短t 益4 2 a 6之4訊息封緩衝器儲存之 主入況心封緩衝 息封緩衝器42a2至訊自封_ ^ 、’斗之位址,々挪移至訊 改變。 “封緩衝器仏5 ’令資料之儲存狀態 於是’按照如HS模式或Fs模式 體25儲存之訊息封數 之通^式控制在記憶 藉著令綞榭哭夕抑士 f疋s己憶體Μ之緩衝器構造,而且 =25高效率的健存接收之:㈣,避 置之間之NAK燮廊夕ϋ ;φ 疋兄土私細和終糕裝 防止通信速度a:低之 之緩衝器之訊息封之資在令殘留於空狀態 息封之資料之儲存位置再儲況’可在儲存殘留之訊 可高=二=而’在向緩衝器傳送訊息封之資料時 之主電衝器健存訊息封之資料,傳送資料 信模式控制在言曰己=待的傳送資料。於是,按照通 率的儲存資料Z25儲存之訊息封數,在記憶體25高效 令緩堇防止資料之通信速度降低,而且藉著 此外,如圖5所*,令緩衝η之;速度。 7緩衝為之儲存狀態改變後,令 第22頁 1227979 發明說明(17) 移動在空狀態之緩衝器殘留之次 動向訊息封緩衝器42al傳送之資;封:料f情況,令移 42al向終端裝置之CPU傳送訊息封。 訊心封緩衝器 之傳送而變成空狀態之緩1之。,利用因訊息封 送資料…因可防止資置可高效率的傳 CPU可不會發生&入箄# Μ ^之通^速度降低,終端裝置之 曰^生靖入專待的取得資料後讀入。 罝之 〇 7緩衝态之儲存狀態改變時,菩#昭 心ί單位之資料之順序令儲存狀能% 3 (…、7傳送訊 25傳送之資料之順序。例如,交」可控制自記憶體 器42al儲存最初接收之資料後=回所兮不,雜在訊息封緩衝 藉著將在訊息封緩衝器42a2所儲:之:m ’但是 傳送資料。於: “ = ί憶體25健存之資料之順序 序,可在記憶體送之資料 訊息封依次高效率的傳^收息封下自所接收之 使用圖6說明在緩衝器進行之資料之儲存狀態之 在圖 之別例。圖6係表示緩衝器之儲存狀態之模式圖。在此, • ru ^1D£(Integrated Device Electronics)方式之硬碟等輔助記憶裝置傳送資料之情 況,但是自輔助記憶裝置向主電腦之cpu傳送資料之情況 也一樣,在Disk ^ache之緩衝器儲存狀態改變。在圖6, 係如上述之圖4(d)所示之以雙緩衝器構造設置2個512位元 組之圮憶體後以F S模式連接之情況,但是對於如圖4 (b)所 示之以單緩衝器構造設置一個為51 2位元組之記憶體後依 說明自主電腦之CPU向IDE(Integrated Device )方式之石f碟笪姑# — k 4^…一…Page 21 1227979 1 V. Description of the invention (16) For example, as shown in FIG. 5, a eight # FREE Buffer control unit 24 calculates the message cover: the second one: material ”^ The information stored in the message cover buffer 42a2 can be obtained. The address of 3 makes = :: will: interest r slow two ====: buffer control unit 24 ii: JS ^ 4212 data stored-sample, mouth / 1 〇c heart seal buffer 4 2 a 3 Zhixun auto-shooting short t benefit 4 2 a 6-4 The main message buffer buffer stored in the message buffer buffer 42a2 to the message self-seal _ ^, 'the address of the bucket, I moved to the message change. "Seal buffer 仏 5 'so that the storage state of the data' is then controlled according to the general way of storing the number of messages such as HS mode or Fs mode 25 in the memory. Buffer structure of Μ, and = 25 high-efficiency robust storage receiving: ㈣, avoid NAK 燮 ϋ ϋ between ;; 疋 疋 土 土 土 土 土 土 土 土 土 土 土 土 土 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 土 土 土 土 土 防止 防止 防止 防止 防止 土 防止 土 土 土 土 土 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 防止 通信 防止 防止 防止 Communication speed The content of the message envelope is stored in the storage location of the information that remains in the empty state. 'Can store the remaining message can be high = two =, and' is sending the message envelope to the buffer. When the main power overshoot is healthy after closure of the message data, transmission of information in communication mode control information to be transmitted Yanyue = a hexyl. Therefore, according to the number of messages stored in the stored data Z25 at the rate, the memory 25 is efficiently used to prevent the communication speed of the data from decreasing, and in addition, as shown in FIG. 5 *, the buffering speed η is reduced. 7 After the buffer storage state is changed, make the page 22 1227979 Description of the invention (17) Move the buffer remaining in the empty state to the secondary transmission message to seal the buffer 42al; Seal: If the material f is the case, make 42al to the terminal The device's CPU sends a message. The transmission of the signal heart seal buffer becomes an empty state. , Using to marshal data due to the message… Because it can prevent the data from being transferred, the CPU can be transmitted efficiently. &Amp; 入 箄 # M ^ 之 通 ^ The speed is reduced. The terminal device reads the data and reads it. Into.罝 之 07 When the storage state of the buffer state is changed, the order of the data of the unit # 赵 心 ί unit makes the storage state% 3 (..., 7 the order of the data transmitted by 25. For example, the “cross” can control the self-memory After the device 42al stores the initially received data, it will return to its original location. Miscellaneous in the message envelope buffer will be stored in the message envelope buffer 42a2: of: m ', but the data is transmitted. In: "= 忆 忆 体 25 健 存 的The sequence of the data can be transmitted in the data message in the memory in a highly efficient manner. The receipt is sealed and used. Figure 6 illustrates another example of the storage state of the data in the buffer. Figure 6 It is a pattern diagram showing the storage state of the buffer. Here, • ru ^ 1D £ (Integrated Device Electronics) mode of the auxiliary memory device such as data transmission, but from the auxiliary memory device to the host computer's cpu The situation is the same, the buffer storage state of Disk ^ ache is changed. In Figure 6, as shown in Figure 4 (d) above, two 512-byte memory units are set up with FS and FS Mode connection, but for Figure 4 (b) shows a single-buffer structure with a memory of 51 2 bytes. According to the instructions from the CPU of the autonomous computer to the IDE (Integrated Device) method, it is ff 笪 姑 # — k 4 ^ ... One…

第23頁 1227979 五 發明說明(18) 戶’?、F S模式遠控^ 此外,說明向輔二憶^傳:令:f料之儲存狀態改變。 位7^組之情況,但是1磁區傳二之貝枓之早位係1磁區512 在圖4(d)所示之緩衝哭谷里係512以外之容量也可。 時,緩衝器44在2個512位構造狀態’依照以模式連接 容量係64位元組之16訊息=f憶體以緩衝器之-個之 訊息封緩衝器44al 6 )構成。二=訊息封緩衝器4“丨至 收資料時係空狀態,但是自主:自主電腦接 訊息封3訊息封分量時,所接,月;4位元組之 匕封:衝器44al至訊息封緩衝器“a3 助巧 封=^§44al至訊息封緩衝器44a3之訊〜 %、封或資料訊息封等。自主電腦接收一徊1 係。己唬矾 量係64位元袓之資料訊自私# ή 個況心封之貢料容 示,h自貝心封寺訊息封5個時,如圖6(b)所 訊自^ 分量之貝料依次儲存於訊息封緩衝器44a4至 :封緩衝器44a8 ’向輔助記憶裝置寫入5訊息 : 如Ϊ二是’…電腦接收各訊息封後儲存於緩衝-,6(b)所示,按照訊息封單位接收共δ訊 ^ =佔滿訊息封缓衝器44al至訊息封緩衝器44a8/^’ ^,輔助記憶裝置利用主電腦之CPU無寫入等待的寫\ :分量之資料。然後,在依據來自主電腦之CPU之傳 1衣或在傳送之情況自動變成傳送模式之情況,例如如、 ^c)所示’向主電腦之CPU傳送2訊息封分量之資料後,二 …封緩衝器44al及訊息封緩衝器44 a2變成空狀態。又,在Page 23 1227979 V. Description of the invention (18) Remote control of the user ’s, F S mode ^ In addition, the explanation is transmitted to the assistant Er Yi ^: The storage state of the: f material is changed. In the case of the bit 7 ^ group, the earliest position of the first magnetic field of the second magnetic field is 1 magnetic field 512, and the capacity other than 512 in the buffer valley can be used as shown in FIG. 4 (d). At this time, the buffer 44 is constructed in two 512-bit construction states' according to the 16-message of 64-byte capacity connected in a pattern = f memory, and the buffer 44al 6 is composed of one buffer. Two = message envelope buffer 4 "丨 is empty when receiving data, but autonomous: when the autonomous computer receives the message envelope 3 message envelope, the month, month; 4-byte dagger: punch 44al to the message envelope The buffer "a3 helps to cleverly seal = ^ §44al to the message envelope buffer 44a3 ~%, envelope or data message envelope, etc. Autonomous computer receives 1 series. The amount of alum is 64-bit information. Self-private information # 情 情 心 封 之 贡 , 容 , 5 from Beixinfeng Temple, as shown in Figure 6 (b). The data is stored in the message buffer buffer 44a4 to: buffer buffer 44a8 'write 5 messages to the auxiliary memory device: if the second is' ... the computer receives each message and stores it in the buffer-, as shown in 6 (b), according to The message unit receives a total of δ message ^ = fills the message message buffer 44al to the message message buffer 44a8 / ^ '^, and the auxiliary memory device uses the host computer's CPU to write without writing and waiting: the amount of data. Then, according to the transmission from the CPU of the host computer or the transmission mode automatically changes to the transmission mode, for example, as shown in ^ c), 'transmit 2 packets of data to the CPU of the host computer, two ... The envelope buffer 44al and the message envelope buffer 44a2 become empty. again

12279791227979

=c) ^輔助記憶裝置由主電腦之cpu讀出資料同時在空 p ί訊息封緩衝器44a9至訊息封缓衝器44a Π接收3訊,章 cpu刀C後儲存。此外,如圖6⑷表示,向主電腦‘ 八旦运息封緩衝器44a3至訊息封緩衝器44a8之5訊息封 U ί資料。土匕時’向主電腦之CPU傳送資才斗,而且在訊 Γρπ姑\衝器4481 2至訊息封緩衝器44al 6儲存自主電腦之 "置η料訊息封等之5訊息封分量之資料,在輔助記= c) ^ The auxiliary memory device reads data from the CPU of the host computer and receives 3 messages in the empty message buffer buffer 44a9 to message buffer 44a, and stores them after the cpu knife C. In addition, as shown in FIG. 6 (a), 5 pieces of information are sent to the host computer, ‘Badan ’s message buffer buffer 44a3 to message buffer buffer 44a8. Earth Dagger 'sends data to the CPU of the host computer, and stores data of the 5 message envelopes of the "quoted material message envelope" of the autonomous computer in the message Γρπ 姑 \ 冲 器 4481 2 to the message envelope buffer 44al 6 , In the auxiliary record

傳, 息封分量之資料。此時,在向主電腦之CPU j α封緩衝器44al至訊息封緩衝器44 衝器暫時使用64位元組之16訊息封分量之'“ 成* Ϊ ΐ器ϋ之訊息封緩衝器44al至訊息封緩衝器變 訊::二緩衝器“之資料之健存狀態暫時由使用16 在气刀里之缓衝器之狀態加以改變。如圖6(e)所示,令 器所至Γ息封^ 4 4 a 8 .、’移至sR心封缓衝為4 4 a 1至訊息封緩衝哭 狀態改;ίΪΐΓ,) 一樣,令在緩衝器44之資料之:存 訊息封緩衝t:;緩衝器訊息封缓衝器44以之8 時之m 了貧料之狀態。因…不會發生傳送 息在輔Γ憶裝置之1磁區分量之8訊 料,訊:。稭者移動在緩衝器之5訊息封儲存之資 態,又ΐ成去衝益4439至訊息封緩衝器44a16變成空狀 封緩衝器44a8之狀離。缺後,向封緩衝益44a5至訊息 狀〜、…、设句主電腦之CPU傳送在訊息Pass, information of the amount of information. At this time, the CPU j α buffer 44al to the message buffer 44 of the host computer temporarily use the 64-byte 16-message component of the message packet buffer "" into * Ϊ ΐ Message seal buffer change: The state of the two buffers is temporarily changed by the state of the buffer used in the air knife. As shown in Fig. 6 (e), let the device go to Γ 息 息 封 ^ 4 4 a 8., 'Move to sR heart seal buffer to 4 4 a 1 to message cover buffer cry state change; Ϊΐ 哭 Γ,) the same, let The data in the buffer 44: the stored message seal buffer t :; the buffer message seal the buffer 44 at 8 o'clock m is the state of lean material. Because ... there will be no transmission of 8 messages of 1 magnetic division of the auxiliary Γ memory device. The status of the message holder stored in the buffer of the five message envelopes is reduced to 4439 until the message envelope buffer 44a16 becomes an empty envelope buffer 44a8. After the deletion, send the message to the buffering buffer 44a5 to the message status ~, ..., and the host computer's CPU.

1227979 五、發明說明(20) 封緩衝器44al至訊牵、封u n 息封缓衝器44a9至訊自封缓H儲存之資料後,又在訊 接收之訊息封之資::;=44a」6儲存自主電嗎之CPU 44a8變成空狀態時,令移^俨鍤^态44a 1至訊息封緩衝器 之“…分量之w利用=助 存狀態之改變,作是可矿攄’ 。口上制口P進仃貝料之儲 進行如圖6所示,在令訊息封^資之= 之位址等 况’級衝為控制部計算訊息封緩 / 使得在訊息封緩衡器44a9儲存之 9之,枓,位址, 衝器4 4 a 1後,對在%自射炫 、; 址變成矾息封緩 耵在汛息封緩衝器44a9儲 茨 出之位址,令將訊自封绣 —之貝枓丸派所算 衝器44al。又,:: = f4a9之資料挪移至訊息封緩 器控制部24新指派在;::⑽ 44a16之7訊自ί 息封緩衝器44al〇至訊息封緩衝哭 封緩衝器44al至訊自封缓彳# 1 ^ ί位止,令挪移至訊息 變。 “封緩―,令資料之儲存狀態改 於是’按照如HS模式或Fs模式之通作指々^ 體2 5儲存之訊自封數 土— 、 σ拉式控制在記憶 _ „ ^ 于數,決定記憶體25之緩衝哭m 错者令緩衝器之儲存狀態改變1,而且 記憶體25高效率的儲存接收之資料。因而模式在 通信模式在記憶體25高效率心多::自自之 =U和辅助記憶裝置之間之NAK響應之;生,電 等待等待,可防止通信速度降低。例;如:止傳送 不’在“目當於輔助記憶裝置之1磁區分量之資料移;空 1227979 五、發明說明(21) 狀態之緩衝器之情況,可在儲存丨磁區八旦 位置新儲存訊息封,可碹每 刀里之-貝料之儲存 料,可向輔助記憶裝接封單位之資 訊息封之資料時可高效率且確實 f向緩衝器傳送 資料,傳送資料之主電腦可不會傳n存訊息封之 料。於是’按照通信模式控制在記恒的傳送資 數,在記憶體25高效率的儲存資了 5儲存^訊息封 速度降低,而且藉著令緩衝哭、^ 防止貧料之通信 之通信速度。 之健存狀態改變可提高資料 此外,如圖6所示,今绥庵吳 移動輔助呓怜穿置之1如;、 之储存狀態改變’而令 移動輔助。己U衷置之1個磁區分量之在介 7 留之訊息封之資料之情況,可自工心之緩衝态殘 封緩衝一主電腦之⑽傳送; 而,利用因訊息封之傳送而變成空狀態之貝枓1 位置可高效率的傳送資料,可傳送資 ^之儲存 信速度降低。X,因可防止資匕U 2資料之通 之CPU可不會發生讀入等待的取得資料ζ速一度降,’主電腦 憶裝置之1個磁區分量之資料。 ' 起靖入輔助記 又,令緩衝器之儲存狀態改變時,藉八 息ΐ單位:令儲存狀態改變 之穴=:例如’如圖6所示,在相當於1 = 區分里t::衝益44al至訊息封緩衝器44a8儲存最初 接收之ίΓί之Γ:自記憶體25傳送,但是藉著將相當於 輔助記憶裝置之1個磁區之訊息封緩衝器44a9至訊息封緩1227979 V. Description of the invention (20) The data stored in the buffer 44a to the message holder, the message buffer 44a9 to the message buffer H, and then received in the message ::; = 44a "6 When the CPU 44a8 storing the autonomous power becomes empty, the state 44a 1 is shifted to the message buffer buffer "... the use of the component = the change in the state of the storage, which can be mined." As shown in FIG. 6, the storage of the P material is performed as shown in FIG. 6. When the level of the message is equal to the address level of the message, the control unit calculates the message seal / 9 of the message is stored in the message seal balancer 44a9.枓, the address, after the punch 4 4 a 1, the address becomes self-excitation, the address becomes an alum seal, and the address is stored in the flood seal buffer 44a9. The testimony was calculated by the testicle 44. Also, the data of == f4a9 was moved to the message sealer control unit 24 and newly assigned: :: ⑽ 44a16-7 news from the message seal buffer 44al0 to the message seal buffer. Sealing buffer 44al 至 讯 自封 催 彳 # 1 ^ digit position, so move to the message to change. "Seal ― to change the storage state of the data, then press For example, HS mode or Fs mode is generally used to refer to ^^ body 2 5 stored information from the number of —, σ pull-type control in memory _ ^ ^ in the number, determine the buffer of memory 25. If the wrong person makes the buffer storage The state changes 1, and the memory 25 efficiently stores the received data. Therefore, the mode is in the communication mode and the memory 25 is highly efficient .: Since the self = NAK response between U and the auxiliary memory device; Waiting can prevent the communication speed from decreasing. For example, such as: stop sending data not to “shift the data of 1 magnetic division of the auxiliary memory device; empty 1227979 V. Description of the buffer of the state of the invention (21), It can store new message envelopes in the magnetic field at eight deniers. It can save the storage material of each shell-shell material. It can load the information of the seal unit to the auxiliary memory. It can efficiently and surely buffer in the direction of f. The device sends data, and the host computer that sends the data may not send the data stored in the message envelope. Therefore, according to the communication mode, the transmission data of Jiheng is controlled, and the memory 25 is efficiently stored. The storage speed is reduced, and the communication speed is reduced by making the buffer cry and preventing poor communication. Changes in the state of health can improve the data. In addition, as shown in Fig. 6, today Sui Wu and Wu ’s mobile assistants have one of them; the storage state is changed ', and the mobile assistant is changed. In the case of the information stored in the message cover of Zhejie 7 that is set by the user, it can be buffered from the buffer state of the host computer to transfer from the buffer state of the work center. In the empty state, position 1 can transmit data efficiently, and the storage speed of transmitting data is reduced. X, because the CPU that can prevent the access to the data of U 2 data will not be able to read and wait for the data to be obtained. The speed will decrease once, and the host computer will remember the data of one magnetic discriminator of the device. 'Qi Jing into the auxiliary record and when the storage state of the buffer is changed, the unit of eight interest rate: the point where the storage state is changed =: For example, as shown in Figure 6, in the equivalent of 1 = division t :: 冲Yi 44al to the message envelope buffer 44a8 stores the first received ΓΓΓ: It is transmitted from the memory 25, but the message envelope buffer 44a9 to the message seal is equivalent to one sector of the auxiliary memory device.

第27頁 1227979 五、發明說明(22) 衝器44al 6移至訊息封緩衝器44al至訊息封緩衝器以以後 自記憶體25傳送資料,可按照在記憶體25儲存之資料之順 序傳送1個磁區分量之資料。於是,藉著控制自記憶體25、 傳送之資料之順序,可在記憶體2 5確實的儲存接收之訊拿 封下自所接收之訊息封依次向輔助記憶裝置一起高效率二 寫入所接收之訊息封。 說明按照USB傳輸之通信形式令資料之儲存狀態改變 之緩衝器控制部。圖7係表示今記憶體之儲存狀態改變之 動作例之流程圖。首先,缓衝器控制部24按照已在圖3所 說明之流程圖指定主電腦和終端裝置之間之通信模式,決 定記憶體25之緩衝器之構造(S50)。在此,說明使用如圖、 4(b)所不之以單緩衝器構造設置51 2位元組之 依,模式連接之情況’但是對於如圖4⑷所示:體】= 衝:構& 2置1個為51 2位元組之記憶體後依照FS模式連接 之^況也一樣,緩衝器控制部可控 記憶體分割成8 % - ^ /訂欸衝為之谷5變成64位元組。然後,如 S51所不,緩衝器控制部24識別所儲存之訊自 緩衝器控制部24例如自記:存 :, 封之訊息封緩衝Ϊ 儲存位置。識別了儲存訊息 電腦接收之訊息封,在右垃| L疋否有自主 之訊息封(S53b)。緩衝哭护:f訊心封之情況儲存所接收 後衝為控制部識別在儲存了所接收之訊 1227979 五、發明說明(23) 息封之狀態再儲存之訊息封。如% 2所示,在未接收訊息 f之情況,緩衝器控制部例如識別是否有終端裝置之cpu 。貝出後傳送之矾息封(S 5 3 a ),在有傳送之訊息封之情況, ,發生空狀態之訊息封緩衝器,識別空狀態之訊息封緩衝 -(S 5 4 a)後,令緩衝為整體之儲存狀態改變(s 5 5 )。緩衝 ^之儲存狀態改變係例如如圖5所示之緩衝器整體之移動 j。如S53a所示,在無傳送之訊息封之情況,缓衝器控制 ^ J # ^ lfl 4 ^ ^ ^ t ^ ^ ^ ^ ^ ^ ^ ^ 1 收之1自#無空狀態之緩衝器之情況,回到確認是否有接 步驟S52後,,再進行上述之步驟。在無傳送 S54a所示,二? ί空ί悲之緩衝器時,和上述一樣,如 儲存狀態改緩衝器後令緩衝器整體之 態改變後,所::控制部在令緩衝器之儲存狀 態,控制儲存狀態之改變/驟,再確認緩衝器之儲存狀 於疋’藉著緩衝器控制部 模式等連接模式緩: = 和 ▽只見緩衝器之儲存狀態之改绥时之構仏,可 缓衝器之健存狀態之改冑,可在儲::;衝器控制部控制 之儲存位置新儲存訊息封,可之矾息封之資料 封。又,傳送資料之主電笼次=时向效率的儲存訊息 傳送等待的傳送資料,心=側裝置可不會發生 r體,緩衝器控制部按照連接模ϋίί降低。 憶體25局效率的儲存訊息封單位之^構成緩衝器,在記 、 而且令緩衝器之 1227979 五、發明說明(24) 儲存狀態改變,可令在記情俨2 而,按照通信模式控制在率:儲存資料。因 數,力々椅古丄" =體25儲存訊息封之訊息封 數在圯U5同效率的儲存資料,不僅防止 速度降低,而且藉著令緩衝哭 貝科之通化 之通信速度。 ★衝。。之儲存狀癌改變可提高資料 如上述所示,在例如使用USB2 〇規格之usb電變進 ί日!=裝置之㈣連接之情況’依據FS模式進行通 佗t,錯者利用緩衝器控制部令被指派 =存=改變,W憶體指派多個訊息封:;,Ϊ ; …Ϊίί^狀悲之訊息封緩衝器再儲存資料。因而, 封 進=信之情況,也可在緩衝器高效率的儲 存sfl心封後進灯通k,主雪聪·^屑、" 王私細可傳迗貧料,在傳送資 主電腦不會發生傳送等待,又不會發 之 ,:於是:因主電腦可不會發生傳送等待綱= 傳达貝料,係依據FS模式進行通信之情況,也可不令… 之通信速度降低的進行資料通信。 、 此外,在例如使用USB2.0規格之USB電纜自終端 向主電腦傳送資料m,依據⑴莫式進行通信肖,藉 利用緩衝器控制部令被指派為記憶體之緩衝器之健存^能 改變,向變成空狀態之緩衝器再儲存資料,可自再儲存^ 資料,緩衝器高效率的傳送資料。因而,係依據以模式進 订通彳5之情況,主電腦也可接收資料,在接收資料之主+ 月包不會,生傳送等待,又不會發生對於終端裝置之響 應。於是,因主電腦可不會發生傳送等待或NAK響應的& 1227979 五、發明說明(25) 收資料,係依據F S模式進行通信之情況,也可不令資料之 通信速度降低的進行資料通信。 又,在如主電腦之CPU向輔助記憶裝置寫入資料之資 料通信之情況,藉著控制緩衝器之儲存狀態之改變,可同 時寫入1個磁區。因而,主電腦之CPU可向輔助記憶裝置高 效率的寫入資料,可令對於辅助記憶裝置之資料寫入速度 提高。而且,在如主電腦之CPU自輔助記憶裝置讀入資料 之資料通信之情況也一樣,藉著控制緩衝器之儲存狀態之 改變,同時讀入1個磁區,可自輔助記憶裝置高效率的讀 入資料,可令主電腦之CPU和輔助記憶裝置之間之資料通 信之通信速度提高。 發明之效果 本發明可提供一種通信控制器及通信方法,在按照訊 息封單位進行資料之通信時,可抑制在和進行通信之主電 腦之間發生拒絕接收之狀態。Page 27 1227979 V. Description of the invention (22) The punch 44al 6 is moved to the message envelope buffer 44al to the message envelope buffer to transmit data from the memory 25 in the future. One can be transmitted in the order of the data stored in the memory 25 Information on magnetic differentiation. Therefore, by controlling the order of the data transmitted from the memory 25 and the memory 25, the received message can be reliably stored in the memory 25, and the received message can be sealed from the received message to the auxiliary memory device in order to efficiently write the received data together. Message cover. Describes the buffer control unit that changes the data storage status according to the communication form of USB transmission. Fig. 7 is a flowchart showing an example of the operation of changing the storage state of the memory. First, the buffer control unit 24 specifies the communication mode between the host computer and the terminal device according to the flowchart described in FIG. 3, and determines the structure of the buffer of the memory 25 (S50). Here, the case of using the single buffer structure to set up 51 2 bytes using the single buffer structure as shown in Figure 4 (b) is explained. However, for the case shown in Figure 4⑷: 体] = :: & 2 sets a memory of 51 2-bytes and connects in accordance with the FS mode. The same is true. The controllable memory of the buffer control section is divided into 8%-^ / the bottom of the punch 5 is changed to 64 bits group. Then, as is not the case in S51, the buffer control unit 24 recognizes the stored message from the buffer control unit 24, for example, remembers: save :, the sealed message seals the buffer location. Identified the stored message. The message envelope received by the computer is on the right | L 疋 whether there is an autonomous message envelope (S53b). Buffering and crying protection: The status of the f message heart seal is stored and received. The back punch is the control department to identify the received message when it is stored. 1227979 V. Description of the invention (23) The state of the message seal is stored again. As shown in% 2, when the message f is not received, the buffer control unit recognizes, for example, whether there is a CPU of the terminal device. After sending out the alum information envelope (S 5 3 a), in the case of the transmitted message envelope, an empty message envelope buffer occurs, and after identifying the empty message envelope buffer-(S 5 4 a), Make the buffer the overall storage state change (s 5 5). The storage state change of the buffer ^ is, for example, the movement j of the entire buffer as shown in FIG. As shown in S53a, in the case of no message transmission, buffer control Then, go back to confirm whether there is step S52, and then perform the above steps. As shown in no transmission S54a, two? When emptying the buffer of sorrow, as above, if the storage state is changed after changing the buffer, the overall state of the buffer is changed, so: The control unit controls the storage state of the buffer and controls the change / step of the storage state. Reconfirm the storage status of the buffer: “The connection mode is slowed by the buffer control mode and other modes: = and ▽ I only see the change in the storage state of the buffer. The structure of the buffer can be changed. You can store a new message cover at the storage location controlled by the punch control section, and you can save the information cover of the aluminum seal. In addition, the main data of the transmission data = the time-efficient storage information. The transmission data waiting for the transmission can not occur in the heart = side device, and the buffer control unit is lowered according to the connection mode. Memories 25 rounds of efficient storage of the message envelope unit constitute a buffer, and keep it in mind, and make the buffer 1227979 V. Description of the invention (24) The storage state can be changed, so that the memory can be controlled according to the communication mode. Rate: Save data. Because of the factor, the number of messages stored in the Li 25 chair is the same as the data stored in the U5, which not only prevents the speed from decreasing, but also makes the communication speed of Crypton ’s communication through buffering cry. ★ Rush. . The change in the storage state of cancer can improve the data. As shown above, in the case of using a USB2 USB standard electric transformer to change the date! = The case of the device's connection. Let be assigned = save = change, W memory assigns multiple message envelopes:;, Ϊ; ... Ϊί ^^ sad message envelope buffer to store data. Therefore, in the case of sealing the letter, you can also store the sfl in the buffer with high efficiency before entering the lamp. The main Xuecong ^ crumbs, " Wang Sixi can pass on the poor material, and the transmitting computer will not There is a transmission waiting, but it will not send it: So: because the host computer may not have a transmission waiting program = transmitting materials, the communication is based on the FS mode, and data communication can be performed without reducing the communication speed of ... In addition, for example, when using a USB 2.0 standard USB cable to transfer data m from the terminal to the host computer, communication is performed in accordance with the Mo mode, and by using the buffer control section, the buffer memory assigned to the memory can be used. Change and re-save the data to the buffer which becomes empty. You can re-save ^ data by yourself, and the buffer can transfer the data efficiently. Therefore, the host computer can also receive the data according to the situation that the communication card 5 is ordered in a mode. The master + monthly packet that receives the data will not, the transmission will wait, and the response to the terminal device will not occur. Therefore, because the host computer does not have a transmission waiting or NAK response & 1227979 V. Invention Description (25) The receiving of data is based on the FS mode of communication, and the data communication can be performed without reducing the communication speed of the data. Moreover, in the case of data communication such as writing data to the auxiliary memory device by the CPU of the host computer, by changing the storage state of the control buffer, it can be simultaneously written into one magnetic area. Therefore, the CPU of the host computer can efficiently write data to the auxiliary memory device, which can increase the data writing speed to the auxiliary memory device. Moreover, the same is true for the case where the CPU of the host computer reads data from the auxiliary memory device. By controlling the change in the storage state of the buffer and reading into one magnetic zone at the same time, the self-assisted memory device can be efficiently operated. Reading data can increase the communication speed of data communication between the CPU of the host computer and the auxiliary memory device. Advantageous Effects of Invention The present invention can provide a communication controller and a communication method, which can suppress the state of rejection between the host computer and the communication host computer when data is communicated according to a message unit.

第31頁 1227979 圖式簡單說明 五、【圖式簡單說明】 圖1係表示在本發明之實施形態之通信系統之概略之 方塊圖。 圖2係表示在本發明之實施形態之資料之模式圖。 圖3係表示在本發明之實施形態之通信系統之通信形 式之流程圖。 圖4 ( a)〜(e )係表示在本發明之實施形態之通信系統 之訊息封緩衝器之健存狀態之模式圖。Page 31 1227979 Brief description of drawings 5. [Simplified description of drawings] FIG. 1 is a block diagram showing the outline of a communication system according to an embodiment of the present invention. FIG. 2 is a schematic diagram showing data in an embodiment of the present invention. Fig. 3 is a flowchart showing a communication form of a communication system according to an embodiment of the present invention. Figs. 4 (a) to (e) are schematic diagrams showing the health status of a message buffer in a communication system according to an embodiment of the present invention.

圖5 ( a)〜(g )係表示在本發明之實施形態之通信系統 之訊息封緩衝器之儲存狀態之模式圖。 圖6 ( a)〜(e )係表示在本發明之實施形態之通信系統 之訊息封緩衝器之儲存狀態之模式圖。 圖7係表示在本發明之實施形態之通信系統之訊息封 緩衝器之儲存狀態之控制之流程圖。Figs. 5 (a) to (g) are schematic diagrams showing the storage state of a message buffer in a communication system according to an embodiment of the present invention. Figs. 6 (a) to (e) are schematic diagrams showing the storage state of a message buffer in a communication system according to an embodiment of the present invention. Fig. 7 is a flowchart showing the control of the storage state of the message buffer of the communication system according to the embodiment of the present invention.

元件符號說明 1 0裝置控制器 11USB界面部 1 2 端點控制器 1 3 外部匯流排界面部 1 4傳送控制部 15傳送用PHY側控制部 1 6傳送用Togg 1 e旗標部 1 7傳送用BCU側控制部 1 8 傳送用緩衝器界面部Component symbol description 1 0 Device controller 11 USB interface unit 1 2 Endpoint controller 1 3 External bus interface unit 1 4 Transmission control unit 15 Transmission PHY side control unit 6 Transmission Togg 1 e Flag unit 1 7 Transmission BCU-side control unit 1 8 Transmission buffer interface unit

第32頁 1227979 圖式簡單說明 1 9接收控制部 20接收用PHY側控制部 2 1接收用Togg 1 e旗標部 22接收用BCU側控制部 2 3接收用緩衝器界面部 24緩衝器控制部 2 5記憶體 38 處理資料 3 8 a 記號訊息封 3 8 b 資料訊息封 3 8 c連繫交換訊息封 42a 1、42a2、42a3、42a4、42a5、42a6、42a7、42a8 訊 息封 42al 、 42a2 、 42a3 、42a4 、 42a5 、 42a6 、 42a7 、 42a8 、 42a9 、42al0 、42all 、42al2 、42al3 、42al4 、42al5 、 4 2 a 1 6 訊息封緩衝器1227979 on page 32 Brief description of drawings 1 9 Receiving control section 20 Receiving PHY-side control section 2 1 Receiving Togg 1 e Flag section 22 Receiving BCU-side control section 2 3 Receiving buffer interface section 24 Buffer control section 2 5 Memory 38 Processing data 3 8 a Symbol message cover 3 8 b Data message cover 3 8 c Link exchange message cover 42a 1, 42a2, 42a3, 42a4, 42a5, 42a6, 42a7, 42a8 Message cover 42al, 42a2, 42a3 , 42a4, 42a5, 42a6, 42a7, 42a8, 42a9, 42al0, 42all, 42al2, 42al3, 42al4, 42al5, 4 2 a 1 6 message envelope buffer

第33頁Page 33

Claims (1)

1227979 --——-_ 六、申請專利範圍 1. 一種通信控制器,依訊息 所含之資料量不同之多種通信模^ ,接收和1訊息封 存後予以傳送,其特徵為· 、 +應之資料’在暫時儲 具備· 3己憶裝置,暫g车健六# 置,按照該通信模式控制在該記;之及控制裝 、該控制裝置在該記憶裝置可‘二,储存之訊息封數二 式之情況下,於記憶裝置嗖义周▲子夕個訊息封之通^模 該多個訊息封暫時儲存於該記^裝^息封之儲存位置,將 制裝置I ::二Ϊ :第1項之通信控制器,其中,該控 下,夢著^ ^。儲存多個訊息封之通信模式之情況 1 稽者變更在該記情奘番咖々〜^ 1 息封之儲存狀態改變Γ、 心封之储存位置而使訊 3·如申請專利範圍第2項之通信 哭、 ,嗜控 制裝置藉著令其他已儲存之因。’:、 成空狀態之儲存位i,而令因傳运訊息封後又 4. 如申請專利範圍L /Λΐ·儲存狀態改變。 下一 令訊 @ ^听▲固第2項之通^控制器,豆中,該控 傳迗 < 祝息封移至因傳轡 息射之儲存狀態改變& ^空狀態之儲存位置’ 5. 專利範圍第1項之通信控制器,立中: 該’通信模式包含:帛,通信模式;及第二通信模 式,丨訊,'封所含之資料量比該第—通信、; 该記憶裝置所具有之記丨量、^ 乂 , 式對應-資料量的訊,㈣ 相S於和該[通⑽1227979 -------_ VI. Patent application scope 1. A communication controller, which receives and transmits a message after it has been sealed and received according to a variety of communication modules with different amounts of data contained in the message. Its characteristics are: The data is stored in the temporary storage device with 3 Jiyi devices, temporarily stored in the car, and controlled in the record according to the communication mode; and the control device and the control device can be stored in the memory device. Second, the number of stored messages In the case of the second type, in the memory device Yiyi Zhou ▲ Zi Xi's message cover ^, the multiple message covers are temporarily stored in the storage place of the note ^ information cover, and the device I :: 二 Ϊ is made: The communication controller of item 1, wherein the controller is dreaming ^ ^. In the case of communication mode where multiple message covers are stored 1 The auditor changes the memory status of the message 奘 Fancai ~ ^ 1 The storage status of the information cover changes Γ, the storage position of the heart seal and the message 3. If the scope of patent application is the second item The communication cries, and the addiction control device causes other stored reasons. ‘:, The storage position i in the empty state, which is sealed after the shipping information is changed. 4. If the scope of the patent application is L / Λΐ, the storage state is changed. Next order message @ ^ 听 ▲ Solution of the 2nd item ^ Controller, Douzhong, the control pass < congratulations to move to the storage state change due to the transmission of the pass & ^ empty storage position ' 5. The communication controller of the first item of the patent scope, Li Zhong: The 'communication mode includes: 帛, communication mode; and the second communication mode, 讯,' The amount of data contained in the envelope is greater than the number of-communication ,; The memory device has a record, the amount of data, ^ 对应, and the formula corresponds to the information of the amount of data. The phase S and the [通 ⑽ 第34頁 1227979 六、申請專利範圍 該控制裝置在接收了該第一通信模式之訊息封之情 況,令該記憶裝置暫時儲存1個訊息封,而在接收了該第 二通信模式之訊息封之情況,令該記憶裝置暫時儲存多個 訊息封。 6 ·如申請專利範圍第1項之通信控制器,其中,該資 料經由萬用串列匯流排通信,該萬用串列匯流排係USB2. 0 規格或其以上之上階規格。 7 · —種通信方法,依訊息封單位,接收和1訊息封所 含之資料量不同之多種通信模式對應之資料,在暫時儲存 於記憶裝置後予以傳送,其特徵為: 具備:模式指定步驟,指定該通信模式;及控制步 驟,按照所指定之通信模式控制在該記憶裝置儲存之訊息 封數; 於該模式指定步驟,在指定為係在該記憶裝置可儲存 多個訊息封之通信模式之情況,在該記憶裝置設定多個訊 息封之儲存位置; 於該控制步驟,在該記憶裝置可儲存多個訊息封之通 信模式之情況,在該記憶裝置之訊息封之儲存位置暫時儲 存多個訊息封。 8. 如申請專利範圍第7項之通信方法,其中,在該記 憶裝置可儲存多個訊息封之通信模式之情況,藉著變更在 該記憶裝置内之訊息封之儲存位置而令訊息封之儲存狀態 改變。 9. 如申請專利範圍第8項之通信方法,其中,藉著令Page 27, 1227979 VI. Application for a patent When the control device receives a message cover of the first communication mode, the memory device temporarily stores a message cover, and upon receiving the message cover of the second communication mode, In some cases, the memory device temporarily stores multiple message covers. 6. The communication controller according to item 1 of the scope of patent application, wherein the data is communicated via a universal serial bus, which is a USB2.0 or higher-level specification. 7 · —A method of communication. According to the unit of message cover, the data corresponding to multiple communication modes with different amounts of data contained in 1 message cover is received and transmitted after being temporarily stored in the memory device. Its characteristics are as follows: To specify the communication mode; and a control step to control the number of messages stored in the memory device in accordance with the specified communication mode; in the mode designation step, to specify a communication mode in which multiple messages can be stored in the memory device In the case, a plurality of message envelope storage locations are set in the memory device. In the control step, in a case where the memory device can store a plurality of message envelope communication modes, a plurality of message envelope storage locations are temporarily stored in the memory device. Messages. 8. If the communication method according to item 7 of the scope of patent application, in the case where the memory device can store a plurality of message cover communication modes, the message cover is closed by changing the storage position of the message cover in the memory device. Storage status changed. 9. If the communication method of the scope of patent application No. 8, wherein, by order 第35頁 1227979 六、申請專利範圍 其他之所儲存之訊息封移至因傳送訊息封後變成空狀態之 儲存位置,令訊息封之儲存狀態改變。 I 0 ·如申請專利範圍第8項之通信方法,其中,按照在 記憶裝置儲存之順序傳送該訊息封,藉著令下一傳送之訊 息封移至因傳送而變成空狀態之儲存位置,而使訊息封之 儲存狀態改變。 II ·如申請專利範圍第7項之通信方法,其中: 該多種通信模式包含··第一通信模式;及第二通信模Page 35 1227979 VI. Scope of patent application Other stored information envelopes are moved to a storage location that becomes empty after the message envelope is sent, which changes the storage state of the message envelope. I 0 · The communication method according to item 8 of the scope of patent application, wherein the message cover is transmitted in the order stored in the memory device, and the next transmitted message cover is moved to a storage position which becomes empty due to the transmission, and Change the storage status of the message cover. II. The communication method according to item 7 of the scope of patent application, wherein: the plurality of communication modes include a first communication mode and a second communication mode 式,1訊息封所含之資料量比該第一通信模式少; 於該模式指定步驟,在指定為係第二通信模式之情 況,在記憶裝置設定多個訊息封之儲存位置; 於該控制步驟,在接收了該第一通信模式之訊息封之 情況,令該記憶裝置暫時儲存1個訊息封,而在接收了該 第二通信模式之訊息封之情況,令該記憶裝置暫時儲存多 個訊息封。 1 2.如申請專利範圍第7項之通信方法,其中,該資料 經由萬用串列匯流排通信,該萬用串列匯流排係USB2. 0規 格或其以上之上階規格。In the mode, in the mode designation step, when the second communication mode is designated, a plurality of message storage locations are set in the memory device. In the control, Step: When the message cover of the first communication mode is received, the memory device temporarily stores one message cover, and when the message cover of the second communication mode is received, the memory device temporarily stores a plurality of messages. Message cover. 1 2. The communication method according to item 7 of the scope of patent application, wherein the data is communicated via a universal serial bus, which is a USB2.0 or higher-level specification. 第36頁Page 36
TW092113116A 2002-05-17 2003-05-14 Communication controller and communication method thereof TWI227979B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002142265A JP2003333108A (en) 2002-05-17 2002-05-17 Communication controller and communication method

Publications (2)

Publication Number Publication Date
TW200308157A TW200308157A (en) 2003-12-16
TWI227979B true TWI227979B (en) 2005-02-11

Family

ID=29702598

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092113116A TWI227979B (en) 2002-05-17 2003-05-14 Communication controller and communication method thereof

Country Status (4)

Country Link
JP (1) JP2003333108A (en)
KR (1) KR100563418B1 (en)
CN (1) CN1252602C (en)
TW (1) TWI227979B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7701898B2 (en) 2004-09-15 2010-04-20 Research In Motion Limited Switch-in of centralised infrastructure for management for wireless communications
JP4761888B2 (en) 2005-08-23 2011-08-31 株式会社エヌ・ティ・ティ・ドコモ Transmission rate control method, mobile station and radio network controller
CN108366129B (en) * 2018-03-08 2019-05-07 北京淳中科技股份有限公司 USB data transmission method, device and USB are from device adapter

Also Published As

Publication number Publication date
KR100563418B1 (en) 2006-03-22
CN1252602C (en) 2006-04-19
TW200308157A (en) 2003-12-16
JP2003333108A (en) 2003-11-21
KR20030089480A (en) 2003-11-21
CN1460951A (en) 2003-12-10

Similar Documents

Publication Publication Date Title
USRE47638E1 (en) Storage device including flash memory and capable of predicting storage device performance based on performance parameters
TW387183B (en) Extending asynchronous transfer mode (ATM) QOS across local area networks
CN102681952B (en) Method for writing data into memory equipment and memory equipment
JPH0245856A (en) Information processing system having center mutual connection
CN106874224A (en) The multi-thread SPI Flash controllers of automatic transporting and adaptation device
CN101937406B (en) Method and system for driving 1394 devices in VxWorks operating system
WO2013170730A1 (en) Dma transmission method and system
JPH08508592A (en) Method and apparatus for data buffering in a data station of a communication network
TW200941496A (en) Virtual memory interface
JP2005050324A (en) Interface conversion system and its method
TWI277324B (en) Network packet storage method and network packet transmitting apparatus using the same
WO2006084417A1 (en) A buffer management method based on a bitmap table
US20120278575A1 (en) Method and Computer Program Product For Exchanging Message Data In A Distributed Computer System
CN101303685B (en) Method for improving read-write data speed of all-purpose sequence bus storage equipment
CN113760185A (en) Memory block recovery method and device
US7334061B2 (en) Burst-capable interface buses for device-to-device communications
TWI227979B (en) Communication controller and communication method thereof
CN101609392B (en) Method and system for transmitting and allocating data string and controller thereof
US11550504B2 (en) System including an application processor and a data storage device providing data
JPH07120320B2 (en) Data transmission system between computer bus and high speed ring network
TW322546B (en)
TW456123B (en) Packet transfer apparatus which generates access reject command during a DMA transfer
CN114610660A (en) Method, device and system for controlling interface data
CN105512075B (en) Speedy carding process, input interface circuit and data transmission method
CN207148818U (en) Solid storage device control unit with LUN mapping device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees