TWI224375B - Package structure with liquid chip carrier and manufacturing method thereof - Google Patents

Package structure with liquid chip carrier and manufacturing method thereof Download PDF

Info

Publication number
TWI224375B
TWI224375B TW92136046A TW92136046A TWI224375B TW I224375 B TWI224375 B TW I224375B TW 92136046 A TW92136046 A TW 92136046A TW 92136046 A TW92136046 A TW 92136046A TW I224375 B TWI224375 B TW I224375B
Authority
TW
Taiwan
Prior art keywords
semiconductor package
liquid
substrate
positioning plate
patent application
Prior art date
Application number
TW92136046A
Other languages
Chinese (zh)
Other versions
TW200522220A (en
Inventor
Chi-Tsung Chiu
Chih-Pin Hung
Sung-Mao Wu
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW92136046A priority Critical patent/TWI224375B/en
Application granted granted Critical
Publication of TWI224375B publication Critical patent/TWI224375B/en
Publication of TW200522220A publication Critical patent/TW200522220A/en

Links

Landscapes

  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

The present invention provides a package structure with a liquid chip carrier and a manufacturing method thereof. The manufacturing method includes the steps as follow. First, coaxial semiconductor package wire bonds are disposed on a chip, so that one end of each coaxial semiconductor package wire bond is connected to a surface of the chip. Then, the other end of each coaxial semiconductor package wire bond passes through a perforation of a fixed position plate separately. The chip and the fixed position plate are disposed within a container and a liquid substrate material is poured into the container, so that a liquid chip carrier is formed between the chip and the fixed position plate. After the container is removed, solder balls are formed on the liquid chip carrier and the solder balls are electrically connected to the other end of each coaxial semiconductor package wire bond separately. Finally, the package structure with a liquid chip carrier is completely performed.

Description

1224375 五、發明說明(l) " 【發明所屬之技術領域】 本發明是有關於一種半導體封裝結構,且特別是有關 於一種具類液態基板之封裝結構及其製造方法。 【先前技術】 由於電子資訊產品在輕薄短小方面的不斷需求,驅動 著印刷電路板(Printed Circuit Board,PCB)朝著細線 化、微小孔化技術方向發展,加上小型化的表面安裝技術 的不斷進步,使得對高檔次I C封裝基板的需求不斷提高。 一般而言,傳統之封裝技術所採用之基板依使用材料 不同’可歸納出陶甍基板(ceramic substrate)、塑膠基 板(plastic substrate)、金屬基板(metal substrate)、 (lead frame)、有機基板(organic substrate)和卷帶 (Tape)等幾類。然而,隨著目前細線化、微小孔化之技術 發展趨勢,上述之基板在未來都將因高密度化、體積小型 化與高性能之封裝需求,而使得基板之佈局(layout)受到 鑽孔技術與線寬及線距之限制,且面臨到基板結構越來越 複雜,以及越來越昂貴之基板製造費用之窘境。 【發明内容】 有鑑於此,本發明的目的就是在提供一種具類液態基 板之封裝結構,可將基板之佈局(layout)空間立體化,避 免基板之佈局受鑽孔技術、線寬及線距之限制,並增進封 裝製程之效率。 TW1291F(日月光).ptd 第9頁 12243751224375 V. Description of the Invention (l) [Technical Field to which the Invention belongs] The present invention relates to a semiconductor packaging structure, and more particularly, to a packaging structure with a liquid-like substrate and a manufacturing method thereof. [Previous technology] Due to the constant demand for light, thin and short electronic information products, it has driven the development of printed circuit boards (PCBs) in the direction of thinning and micro-hole technology, coupled with the continuous miniaturization of surface mounting technology Advancement has made the demand for high-end IC package substrates constantly increase. Generally speaking, the substrates used in traditional packaging technologies can be summarized as ceramic substrates, plastic substrates, metal substrates, lead frames, and organic substrates. organic substrate) and tape. However, with the current development trend of thinning and micro-hole technology, the above-mentioned substrates will be subject to drilling technology in the future due to high-density, small size and high-performance packaging requirements. And the limitations of line width and line spacing, and the dilemma of increasingly complicated substrate structures and increasingly expensive substrate manufacturing costs. [Summary of the Invention] In view of this, the object of the present invention is to provide a packaging structure with a liquid-like substrate, which can three-dimensionally lay out the layout space of the substrate, avoiding the layout of the substrate being affected by drilling technology, line width and line spacing. Restrictions and increase the efficiency of the packaging process. TW1291F (Sun Moonlight) .ptd Page 9 1224375

五、發明說明(2) 根據本發明的目的,提出一種具類液態基板之封裝結 構,包括:類液態基板、晶片(chip)、多個錫球(s〇lder = 11)以及多條同軸半導體封裝銲線(wire b〇nd)。類液 恶基板具有上表面與下表面’晶片係形成於類液態基板之 上表面上,而錫球係配置於類液態基板之下表面。同軸 導體封裝銲線係配置於類液態基板中,且此些同軸半 封裝銲線係用以電性連接晶片與錫球。 根據本發明的目的,再提出一種具類液態基板之封 結構之製造方包括:配置多條同軸半導體封裝銲線^ 晶片上,每一同轴半導體封裝銲線之一端係與晶片之一 面連接;將每一同軸半導體封裝銲線之另一端係分別穿透 過定位板上之多個貫孔;將定位板與晶片置入容置裝置. 注入液態基材於容置裝置中,以形成類液態基板於定位板 與晶片之間’ &去容置裝置;以及形成多個錫球於類液態 基板上,使此些錫球分別與同軸半導體封裝銲線之另—端 &根據本發明的目的,更提出一種封裝結構,包括類液 態基板、晶片、多個錫$、多條同軸半導體封裝銲線 定位?。類液態基板具有上表面與下表面,晶片係配置於 類液悲基板之上表面上,而錫球係形成於類液態基板之下 表面。同軸半導體封裝銲線係配置於類液態基板中,且此 些同軸半導f封裝銲線係用以電性連接晶片與錫球。定位 板具有多個貫孔,且定位板係選擇性地配置於類液態基板 之下方。其中’於形成類液態基板之前,連接於晶片上之V. Description of the invention (2) According to the purpose of the present invention, a packaging structure with a liquid-like substrate is provided, including: a liquid-like substrate, a chip, a plurality of solder balls (solder = 11), and a plurality of coaxial semiconductors. Package wire (wire bond). The liquid-like evil substrate has an upper surface and a lower surface. The wafer is formed on the upper surface of the liquid-like substrate, and the solder balls are disposed on the lower surface of the liquid-like substrate. The coaxial conductor-packaged bonding wires are arranged in a liquid-like substrate, and the coaxial semi-packaged bonding wires are used to electrically connect a chip and a solder ball. According to the purpose of the present invention, a manufacturing method of a sealing structure with a liquid-like substrate is provided. The method includes: arranging a plurality of coaxial semiconductor package bonding wires ^ on a wafer, one end of each coaxial semiconductor package bonding wire is connected to one side of the wafer; The other end of each coaxial semiconductor package bonding wire is respectively penetrated through a plurality of through holes on the positioning plate; the positioning plate and the wafer are placed in a receiving device. A liquid substrate is injected into the receiving device to form a liquid-like substrate Between the positioning plate and the wafer '& de-accommodating device; and forming a plurality of solder balls on a liquid-like substrate such that the solder balls and the other ends of the coaxial semiconductor package bonding wire are separately & according to the object of the present invention In addition, a packaging structure is proposed, including liquid-like substrates, wafers, multiple tins, and multiple coaxial semiconductor package bonding wires. . The liquid-like substrate has an upper surface and a lower surface. The wafer is disposed on the upper surface of the liquid-like substrate, and the solder ball is formed on the lower surface of the liquid-like substrate. The coaxial semiconductor package bonding wires are arranged in a liquid-like substrate, and these coaxial semiconducting f-package bonding wires are used to electrically connect a chip and a solder ball. The positioning plate has a plurality of through holes, and the positioning plate is selectively disposed below the liquid-like substrate. Where ‘is connected to the wafer before forming a liquid-like substrate

Π24375 五、發明說明(3) 同轴半導體封裝銲線之一端係分別穿過定位板之貫孔以定 位此些同軸半導體封裝銲線。於形成類液態基板之後,此 些锡球係分別形成於類液態基板之下表面以分別與對應之 該些同軸半導體封裝銲線之一端電性連接。 為讓本發明之上述目的、特徵、和優點能更明顯易 懂’下文特舉一較佳實施例,並配合所附圖式,作詳細今、 明如下: ° 【實施方式】 本發明所揭露之詳細製造方法及實際應用實務將分別 附圖說明如下,請同時參照第1圖、第2圖、第3圖以及第4 圖。第1圖繪示乃依照本發明實施例之一具類液態基板之 封裝結構之製造方法流程圖,而第2圖〜第4圖繪示乃依照 第1圖之相關步驟之一具類液態基板之封裝結構之示意“、、 圖三在第1圖中,各步驟係以步驟方塊12至步驟方塊依 數字大小照順序排列說明本發明之一具類液態基板之封裝 結構之製造方法。首先,如步驟方塊12所述,配置多條同 軸半導體封裝銲線(wire bond)50於晶片(chip)3〇上, :同轴半導體封裝銲線50之一端係與晶片表面31連接,如 第2圖所示。接著,在步驟方塊14之敘述中, :導,封裝銲線50之另一端分別穿透過定位板4。上之多個 貝孔41,使得每一同軸半導體封裝銲線5〇藉著 40上已分散配置好之貫孔41而達到將此 銲線50定位之作用。 U釉牛導體封裴Π24375 V. Explanation of the invention (3) One end of the coaxial semiconductor package bonding wire is respectively passed through the through hole of the positioning plate to locate the coaxial semiconductor package bonding wires. After forming the liquid-like substrate, the solder balls are respectively formed on the lower surface of the liquid-like substrate to be electrically connected to one end of the corresponding coaxial semiconductor package bonding wire, respectively. In order to make the above-mentioned objects, features, and advantages of the present invention more comprehensible, a preferred embodiment is given below, and the following detailed description is given in conjunction with the accompanying drawings: ° [Embodiment] The present disclosure The detailed manufacturing method and actual application practice will be described in the accompanying drawings as follows. Please refer to FIG. 1, FIG. 2, FIG. 3, and FIG. 4 at the same time. FIG. 1 shows a flowchart of a method for manufacturing a packaging structure with a liquid-like substrate according to an embodiment of the present invention, and FIG. 2 to FIG. 4 show a liquid-like substrate with a corresponding step according to FIG. 1. Schematic diagram of the packaging structure ", Fig. 3 In the first figure, each step is described in order of step blocks 12 to step blocks in numerical order according to the size of the packaging structure of a liquid substrate-like packaging method of the present invention. First, As described in step 12, a plurality of coaxial semiconductor package wire bonds 50 are arranged on the chip 30. One end of the coaxial semiconductor package wire 50 is connected to the chip surface 31, as shown in FIG. 2. Then, in the description of step 14, the other end of the package bonding wire 50 passes through the positioning plate 4 respectively. The plurality of bayonet holes 41 on the bonding board 50 make each coaxial semiconductor package bonding wire 50 by The through holes 41 on the 40 are dispersedly arranged to achieve the positioning of the welding wire 50. U Glazed Cow Conductor Seal Pei

1224375 五、發明說明(4) 在步驟方 置裝置70中, 位板40與晶片 40與容置裝置 位板4 0相隔, 片30之實施方 板40與晶片30 製造方法。然 容置裝置70中 40與晶片30之 61上方,而定 再者,其一端 固定於 端係分 之外。 可灌成 此液態 封裝結 待 步驟方 22中所 中,例 後,依 80於類 類液態 別穿透 另外, 膜特性 基材具 構之製 液態基 塊2 0中 述,除 如是使 步驟方 液態基 塊16之敘述中,將定位板4〇與晶片3〇置入容 在此’本實施例所採用之配置方式係先將定 30倒置後再置入容置裝置7〇中,使得定位板 70之底部完全接觸,且晶片則以間距h與定 圖不如第3圖。然而,此倒置定位板4 〇與晶 式並非本發明唯一之作法,亦可未倒置定位 ’並接續其下所述之各步驟以完成本發明之 後’如步驟方塊1 8之敘述,注入液態基材於 ’待冷卻之後,形成類液態基板6 〇於定位板 間,亦即晶片3 0位於類液態基板6 〇之上表面 位板4 0位於類液態基板6 〇之下表面6 2下方。 已與晶片3 0連接之同轴半導體封裝銲線5 〇則 基板60中,且同轴半導體封裝銲線5〇之另一 過定位板4 0之貫孔41而暴露於類液態基板6 〇 此液態基材例如是熱固性樹脂,或是由具有 之化合物(modeling compound)所組成。且 有至少耐2 0 〇 C南溫之特性,避免在製造此 程中受高溫熔融而影響整體之良率。 材冷卻並固化而形成類液態基板6 〇之後,依 所述’除去容置裝置70。接著,依步驟方塊 去定位板4 0,圖示如第4圖。在本實施例 用触刻法(e t ch i ng )以除去定位板4 〇。最 塊24中所述,形成多個錫球(s〇ider ball) 板60之下表面62上,使錫球80分別與對應之1224375 V. Description of the invention (4) In the step device 70, the position plate 40 and the wafer 40 are spaced apart from the receiving device position 40, and the method for manufacturing the plate 30 and the wafer 30 is implemented. However, 40 in the accommodating device 70 and 61 of the wafer 30 are fixed, and further, one end thereof is fixed outside the end system. This liquid package can be filled into the step 22 described in the example. After the example, it will be penetrated according to 80 kinds of liquids. In addition, the film characteristics of the substrate structure is described in the liquid base 20, except for the step method. In the description of the liquid base block 16, the positioning plate 40 and the wafer 30 are placed in the container. The configuration used in this embodiment is to first place the holder 30 upside down and then place it in the container 7 to make the positioning. The bottom of the plate 70 is completely in contact with each other, and the wafer is inferior to FIG. 3 with a pitch h. However, the inverted positioning plate 40 and the crystal form are not the only method of the present invention, and can also be positioned without being inverted, and following the steps described below to complete the present invention, as described in step 18, the liquid base is injected. After the material is cooled, a liquid-like substrate 60 is formed between the positioning plates, that is, the wafer 30 is located above the liquid-like substrate 60 and the surface plate 40 is located below the surface 62 of the liquid-like substrate 60. The coaxial semiconductor package bonding wire 50 which has been connected to the wafer 30 is in the substrate 60, and the other coaxial semiconductor package bonding wire 50 is exposed to the liquid-like substrate 6 through the through hole 41 of the positioning plate 40. The liquid substrate is, for example, a thermosetting resin or is composed of a modeling compound. And it has the characteristics of resistance to at least 200 ° C, and avoids the overall yield from being affected by high temperature melting during the manufacturing process. After the material is cooled and solidified to form a liquid-like substrate 60, the accommodating device 70 is removed as described above. Next, go to the positioning plate 40 according to the step block, as shown in FIG. 4. In this embodiment, the touch plate method (e t ch i ng) is used to remove the positioning plate 40. As described in block 24, a plurality of solder balls 60 are formed on the lower surface 62 of the board 60 so that the solder balls 80 and the corresponding ones

TW1291F(日月光).ptd 第12頁 1224375 、發明說明 暴露於類液態基板6 〇之外之同軸半導體封裝銲線5 〇之另 端電性連接。 另外’請參照第5圖,第5圖繪示乃第2圖中同軸半導 體封裝銲線之剖面示意圖。在本實施例中,同軸半導體封 裝鲜線50包括訊號層(signal iayer)5i、介電層52以及 接地層(ground layer ) 53。介電層52係同轴包覆於訊號 層5 1外側’而接地層5 3係同軸包覆於介電層5 2之外側。介TW1291F (Sun and Moonlight) .ptd Page 12 1224375 、 Explanation of the invention Electrical connection of the other end of coaxial semiconductor package wire 5 〇 exposed to liquid-like substrate 6 〇. In addition, please refer to FIG. 5, which is a schematic cross-sectional view of the coaxial semiconductor package bonding wire in FIG. 2. In this embodiment, the coaxial semiconductor packaged fresh wire 50 includes a signal iayer 5i, a dielectric layer 52, and a ground layer 53. The dielectric layer 52 is coaxially coated on the outer side of the signal layer 51 and the ground layer 5 3 is coaxially coated on the outer side of the dielectric layer 52. Introduce

電層52係用以將訊號層51與接地層53絕緣,而接地層53係 直接與具絕緣特性之類液態基板6 〇接觸,故不需另外包覆 介電層於接地層5 3之外侧。 需要特別注意的是,步驟方塊2 2中所述之除去定位板 4 0之步驟’並非本發明所必要之步驟,亦即於步驟方塊2 〇 中所述之除去容置裝置70後,並不需要蝕刻定位板4〇,即 可直接進行如步驟方塊24所述,形成多個錫球(s〇lder ball)80於&類液態基板6〇之下表面62上,使錫球8〇分別與 對應之已穿透過定位板40之貫孔41而暴露於類液態基板6〇 之外之同軸半導體封裝銲線50之另一端電性連接。The electrical layer 52 is used to insulate the signal layer 51 from the ground layer 53, and the ground layer 53 is directly in contact with a liquid substrate 60 having insulation properties, so it is not necessary to separately coat the dielectric layer outside the ground layer 5 3 . It should be particularly noted that the step of removing the positioning plate 40 described in step 22 is not a necessary step of the present invention, that is, after removing the receiving device 70 described in step 20, If the positioning plate 40 needs to be etched, as described in step 24, a plurality of solder balls 80 are formed on the lower surface 62 of the & type liquid substrate 60, so that the solder balls 80 It is electrically connected to the other end of the corresponding coaxial semiconductor package bonding wire 50 which has penetrated through the through hole 41 of the positioning plate 40 and exposed to the liquid-like substrate 60.

本,明上述實施例所揭露之具類液態基板之封裝結 構,在疋^板之定位作用下,由於作為類液態基板之基材 ίίΞΪI係為可流動之液態…立於類液態基板中之同軸 半裝銲線能夠隨意配置,使得基板之佈局(lay〇ut) t 匕,更進一步能夠避免基板之佈局受鑽孔技 術、線寬及線距之限制,並增進封裝製程之效率。 綜上所述,雖然本發明已以一較佳實施例揭露如上,In this, the packaging structure with a liquid-like substrate disclosed in the above-mentioned embodiment, under the positioning of the 疋 ^ plate, as the base material of the liquid-like substrate, 流动 I is a flowable liquid ... coaxially standing in the liquid-like substrate The semi-assembled bonding wires can be freely configured, so that the layout of the substrate is further avoided, and the layout of the substrate is not limited by the drilling technology, line width and line spacing, and the efficiency of the packaging process is improved. In summary, although the present invention has been disclosed as above with a preferred embodiment,

1224375 五、發明說明(6) 然其並非用以限定本發明,任何熟習此技藝者,在不脫離 本發明之精神和範圍内,當可作各種之更動與潤飾,因此 本發明之保護範圍當視後附之申請專利範圍所界定者為 準〇1224375 V. Description of the invention (6) Of course, it is not intended to limit the invention. Any person skilled in the art can make various modifications and retouches without departing from the spirit and scope of the invention. Therefore, the scope of protection of the invention should be Subject to the scope of the attached patent application.

TW1291F(日月光).ptd 第14頁 1224375 圖式簡單說明 【圖式簡單說明】 第1圖繪示乃依照本發明實施例之一具類液態基板之 封裝結構之製造方法流程圖; 第2圖〜第4圖繪示乃依照第1圖之相關步驟之一具類 液態基板之封裝結構之示意圖。 第5圖繪示乃第2圖中同轴半導體封裝銲線之剖面示意 圖0 圖式標號說明 12、14、16、18、20、22、24 :步驟方塊 3 0 :晶片 31 :晶片表面 4 0 :定位板 41 :貫孔 5 0 :同軸半導體封裝銲線 51 :訊號層 52 :介電層 5 3 :接地層 6 0 ·類液態基板 61 :類液態基板之上表面 6 2 :類液態基板之下表面 7 0 :容置裝置 8 0 :錫球TW1291F (sun and moonlight) .ptd Page 14 1224375 Brief description of the drawings [Simplified illustration of the drawings] Figure 1 shows a flowchart of a method for manufacturing a packaging structure with a liquid substrate according to an embodiment of the present invention; Figure 2 ~ FIG. 4 is a schematic diagram of a packaging structure with a liquid-like substrate according to one of the steps in FIG. 1. Fig. 5 is a schematic cross-sectional view of a coaxial semiconductor package bonding wire in Fig. 2 0 Symbols of the drawings 12, 14, 16, 18, 20, 22, 24: Step block 3 0: Wafer 31: Wafer surface 4 0 : Positioning plate 41: Through hole 5 0: Coaxial semiconductor package bonding wire 51: Signal layer 52: Dielectric layer 5 3: Ground layer 6 0 Liquid-like substrate 61: Upper surface of liquid-like substrate 6 2: Of liquid-like substrate Lower surface 7 0: Receiving device 8 0: Tin ball

TW1291F(日月光).ptd 第15頁TW1291F (Sun Moonlight) .ptd Page 15

Claims (1)

12243751224375 1 · 一種封裝結構,包括: 一類液態基板,具有一上表面與一下表面; 上; 一晶片(chip),係配置於該類液態基板之該上表面 複數個錫球(solder ball),係形成於該類液態基板 之該下表面;以及 複數條同轴半導體封裝銲線(wire bond),係配置於 該類液態基板中,該些同軸半導體封裝銲線係用以電性連 接該晶片與該些錫球。1. A packaging structure comprising: a type of liquid substrate having an upper surface and a lower surface; upper; a chip, a plurality of solder balls arranged on the upper surface of the liquid substrate, formed On the lower surface of the liquid substrate; and a plurality of coaxial semiconductor package wire bonds are arranged in the liquid substrate, the coaxial semiconductor package wires are used to electrically connect the chip and the chip Some tin balls. 2·如申請專利範圍第1項所述之封裝結構,其中該封 裝結構更包括: 一疋位板(wire mask),該定位板係具有相對應於該 些錫球之複數個貫孔; 其中’該些同轴半導體封裝銲線之一端與該晶片連 接’該些同轴半導體封裝銲線之另一端係分別穿透過該些 貫孔並與該些錫球連接。 ~ 3 ·如申請專利範圍第1項所述之封裝結構,其中每該 些同轴半導體封裝銲線係包括: 一訊號層(signal layer);2. The package structure according to item 1 of the scope of patent application, wherein the package structure further comprises: a wire mask, the positioning plate has a plurality of through holes corresponding to the solder balls; One end of the coaxial semiconductor package bonding wires is connected to the chip. The other ends of the coaxial semiconductor package bonding wires are respectively penetrated through the through holes and connected to the solder balls. ~ 3 · The package structure according to item 1 of the scope of patent application, wherein each of these coaxial semiconductor package bonding wires includes: a signal layer; 一介電層’該介電層係同軸包覆於該訊號層外侧;以 及 一接地層(ground layer),該接地層係同轴包覆於 該介電層外側; 其中,該介電層係使該訊號層與該接地層絕緣。A dielectric layer 'the dielectric layer is coaxially coated on the outside of the signal layer; and a ground layer, the ground layer is coaxially coated on the outside of the dielectric layer; wherein the dielectric layer is Insulate the signal layer from the ground layer. TW1291F(日月光).ptd 第16頁 1224375 六、申請專利範圍 A如申请專利範圍第i項所述之封裝結構,其中該類 液悲基板之材料係一熱固性樹脂。 5· 一種具類液態基板之封裝結構之製造方法,包 線(w i r e b ο n d )於一晶 之一端係與該晶片之一 配置複數條同軸半導體封裝銲 片上,每該些同軸半導體封裝銲線 表面連接; —將母該些同轴半導體封裝銲線之另一端分別穿透過一 定位板上之複數個貫孔; 將該疋位板與該晶片置入一容置求置· 庄入一液恶基材於該容置裝置中,以形成一類液態基 板於該定位板與該晶片之間; 除去該容置裝置;以及 形成複數個錫球(solder ball)於該類液態基板上, 使該些錫球分別與該些同軸半導體封裝銲線之另一 連接。 6, 如申請專利範圍第5項所述之製造方法,其中於將 該定位板與該晶片置入該容置裝置之步驟之前,該製造方 法更包括: 倒置該定位板與該晶片。 7. 如申請專利範圍第5項所述之製造方法,其中於將 該定位板與該晶片置入該容置裝置之步驟中,該定位板係 置於該容置裝置之底部,而該晶片則以一間距與該定位板TW1291F (sun and moonlight) .ptd Page 16 1224375 VI. Scope of patent application A The package structure as described in item i of the patent application scope, wherein the material of this type of liquid substrate is a thermosetting resin. 5. · A method for manufacturing a packaging structure with a liquid-like substrate. Wires (wireb ο nd) are arranged on one end of a chip and one of the wafers to arrange a plurality of coaxial semiconductor package bonding pads, and each of the coaxial semiconductor package bonding wire surfaces Connect; — Pass the other ends of the coaxial semiconductor package bonding wires through the through holes in a positioning board; Place the positioning board and the chip in a container to request a liquid evil The substrate is in the accommodating device to form a type of liquid substrate between the positioning plate and the wafer; remove the accommodating device; and form a plurality of solder balls on the type of liquid substrate so that the The solder balls are respectively connected to another of the coaxial semiconductor package bonding wires. 6. The manufacturing method according to item 5 of the scope of patent application, wherein before the step of placing the positioning plate and the wafer into the receiving device, the manufacturing method further includes: inverting the positioning plate and the wafer. 7. The manufacturing method according to item 5 of the scope of patent application, wherein in the step of placing the positioning plate and the wafer into the receiving device, the positioning plate is placed on the bottom of the receiving device, and the wafer And the positioning plate at a distance 12243751224375 8·如申請專利範圍第5 Jg %、+、 成該類液態基板之步驟中,、曰之製造方法,其中於形 之表面上,而該些同軸半^ 係配置於該類液態基板 基板中,該些同軸半導髀& =封衣銲線則固定於該類液態 液態基板之外。 、裝鲜線之另一端係暴露於該類 9 ·如申睛專利範圍第5箱祕、+、^ 除去該容置裝置之步驟後盥形製造方法,其中於該 法更包括: 〃乂成該些锡球之前,該製造方 除去該定位板。 述之製造方法,其中於 蝕刻法(etching)以去 10·如申請專利範圍第9項所 該除去該定位板之步驟中,係使用 除該定位板。 11·如申咕專利範圍第5項所述之製造方法,其中每 該些同轴半導體封裝銲線係包括: 一訊號層(signal layer); 一介電層’該介電層係同軸包覆於該訊號層外側;以 一接地層(ground layer),該接地層係同軸包覆於 該介電層外侧; 其中,該介電層係使該訊號層與該接地層絕緣。 12·如申請專利範圍第5項所述之製造方法,其中該 類液態基板之材料係一熱固性樹脂。 13· —種封裝結構,包括: 一類液態基板,具有一上表面與一下表面;8 · If the patent application scope of the 5th Jg%, +, step of forming such a liquid substrate, said manufacturing method, wherein on the shaped surface, and the coaxial halves are arranged in the liquid substrate substrate , These coaxial semiconducting conductors & = coating and welding wires are fixed outside this type of liquid liquid substrate. 2. The other end of the fresh line is exposed to this type. 9 · As described in the fifth box of the patent application scope, +, ^, the method of manufacturing the toilet after removing the step of the containing device, the method further includes: Before the solder balls, the manufacturer removes the positioning plate. The manufacturing method described above, wherein the step of removing the positioning plate as described in item 9 of the scope of the patent application by using an etching method is to remove the positioning plate. 11. The manufacturing method according to item 5 of the Shengu patent scope, wherein each of the coaxial semiconductor package bonding wires includes: a signal layer; a dielectric layer; the dielectric layer is a coaxial cladding A ground layer is provided on the outside of the signal layer; the ground layer is coaxially coated on the outside of the dielectric layer; wherein the dielectric layer insulates the signal layer from the ground layer. 12. The manufacturing method according to item 5 of the scope of patent application, wherein the material of the liquid substrate is a thermosetting resin. 13. · A package structure comprising: a type of liquid substrate having an upper surface and a lower surface; TW1291F(日月光).Ptd 第18頁 1224375 六、申請專利範圍 一晶片(ch i p),係配置於該類液態基板之該上表面 上; 複數個錫球(solder ball),係形成於該類液態基板 之該下表面; 複數條同軸半導體封裝薛線(w i r e b ο n d ),係配置於 該類液態基板中,該些同轴半導體封裝銲線係用以電性連 接該晶片與該些錫球;以及 一定位板,具有複數個貫孔,該定位板係選擇性地配 置於該類液態基板之下方; 其中,於形成該類液態基板之前,連接於該晶片上之 該些同軸半導體封裝銲線之一端係分別穿過該定位板之該 些貫孔以定位該些同軸半導體封裝銲線; 其中,於形成該類液態基板之後’該些錫球係分別形 成於該類液態基板之該下表面以分別與對應之該些同轴半 導體封裝銲線之該端電性連接。 14·如申請專利範圍第1 3項所述之封裴結構,其中該 些同轴半導體封裝銲線之一端係分別穿透過該定位板之該 些貫孔與該些錫球連接。 15·如申請專利範圍第1 3項所述之封裝結構,其中, 於形成該類液態基板之後,且於形成該些锡球之前,該定 位板係被除去。 16.如申請專利範圍第1 3項所述之封裴結構,其中每 該些同軸半導體封裝銲線係包括: 一訊號層(signal layer);TW1291F (Sun and Moonlight). Ptd Page 18 1224375 VI. Patent application scope A chip (ch ip) is arranged on the upper surface of this type of liquid substrate; a plurality of solder balls are formed in this type of liquid The lower surface of the substrate; a plurality of coaxial semiconductor package wires (wireb ο nd) are arranged in the liquid substrate, and the coaxial semiconductor package bonding wires are used to electrically connect the chip and the solder balls; And a positioning plate having a plurality of through holes, the positioning plate is selectively arranged below the liquid substrate of the type; wherein, before forming the liquid substrate of the type, the coaxial semiconductor package bonding wires connected to the wafer are formed; One end is respectively passed through the through holes of the positioning plate to position the coaxial semiconductor package bonding wires; wherein, after forming the liquid substrate, the solder balls are formed on the lower surface of the liquid substrate. And are respectively electrically connected to the ends of the corresponding coaxial semiconductor package bonding wires. 14. The sealing structure described in item 13 of the scope of the patent application, wherein one end of the coaxial semiconductor package bonding wires is respectively connected to the solder balls through the through holes of the positioning plate. 15. The packaging structure according to item 13 of the scope of the patent application, wherein the positioning plate is removed after forming the liquid substrate and before forming the solder balls. 16. The sealing structure described in item 13 of the scope of patent application, wherein each of these coaxial semiconductor package bonding wires includes: a signal layer; 1224375 六、申請專利範圍 一介電層,該介電層係同轴包覆於該訊號層外側;以 及 一接地層(ground layer),該接地層係同軸包覆於 該介電層外側; 其中,該介電層係使該訊號層與該接地層絕緣。 17.如申請專利範圍第1 3項所述之封裝結構,其中該 類液態基板之材料係一熱固性樹脂。1224375 6. The scope of the patent application is a dielectric layer, which is coaxially coated on the outside of the signal layer; and a ground layer, which is coaxially coated on the outside of the dielectric layer; The dielectric layer insulates the signal layer from the ground layer. 17. The packaging structure according to item 13 of the scope of patent application, wherein the material of the liquid substrate is a thermosetting resin. TW1291F(日月光).ptd 第20頁TW1291F (Sun and Moonlight) .ptd Page 20
TW92136046A 2003-12-18 2003-12-18 Package structure with liquid chip carrier and manufacturing method thereof TWI224375B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW92136046A TWI224375B (en) 2003-12-18 2003-12-18 Package structure with liquid chip carrier and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW92136046A TWI224375B (en) 2003-12-18 2003-12-18 Package structure with liquid chip carrier and manufacturing method thereof

Publications (2)

Publication Number Publication Date
TWI224375B true TWI224375B (en) 2004-11-21
TW200522220A TW200522220A (en) 2005-07-01

Family

ID=34568718

Family Applications (1)

Application Number Title Priority Date Filing Date
TW92136046A TWI224375B (en) 2003-12-18 2003-12-18 Package structure with liquid chip carrier and manufacturing method thereof

Country Status (1)

Country Link
TW (1) TWI224375B (en)

Also Published As

Publication number Publication date
TW200522220A (en) 2005-07-01

Similar Documents

Publication Publication Date Title
US10867907B2 (en) Package substrate and method of fabricating the same
US7129572B2 (en) Submember mounted on a chip of electrical device for electrical connection
US7193329B2 (en) Semiconductor device
CN109817769B (en) Novel LED chip packaging manufacturing method
TWI548043B (en) Package structure and method of manufacture
CN102169842A (en) Techniques and configurations for recessed semiconductor substrates
TW200537663A (en) Chip embedded package structure and process thereof
TW201605309A (en) Coreless package substrate and fabrication method thereof
TWI582861B (en) Structure of embedded component and manufacturing method thereof
TW201507556A (en) Thermally enhanced wiring board with thermal pad and electrical post
JP6444269B2 (en) Electronic component device and manufacturing method thereof
US20100029047A1 (en) Method of fabricating printed circuit board having semiconductor components embedded therein
TW201405732A (en) Semiconductor package and method of forming the same
CN206259337U (en) Encapsulating structure
TW201633468A (en) Package module and its substrate structure
TW202042368A (en) Carrying substrate, electronic package having the carrying substrate, and methods for manufacturing the same
US6424541B1 (en) Electronic device attachment methods and apparatus for forming an assembly
TWI224375B (en) Package structure with liquid chip carrier and manufacturing method thereof
WO2021083032A1 (en) Packaging structure and manufacturing method therefor
CN210467824U (en) Semiconductor packaging structure
KR20170092014A (en) Semiconductor device and method for manufacturing the same
US20190043846A1 (en) A packaging device for integrated power supply system and packaging method thereof
CN220731503U (en) Buried semiconductor package
JP3509532B2 (en) Semiconductor device substrate, semiconductor device, method of manufacturing the same, and electronic device
KR20040075683A (en) Power semiconductor mudule package and method for fabricating the same

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees