TW200522220A - Package structure with liquid chip carrier and manufacturing method thereof - Google Patents

Package structure with liquid chip carrier and manufacturing method thereof Download PDF

Info

Publication number
TW200522220A
TW200522220A TW92136046A TW92136046A TW200522220A TW 200522220 A TW200522220 A TW 200522220A TW 92136046 A TW92136046 A TW 92136046A TW 92136046 A TW92136046 A TW 92136046A TW 200522220 A TW200522220 A TW 200522220A
Authority
TW
Taiwan
Prior art keywords
liquid
substrate
semiconductor package
scope
patent application
Prior art date
Application number
TW92136046A
Other languages
Chinese (zh)
Other versions
TWI224375B (en
Inventor
Chi-Tsung Chiu
Chih-Pin Hung
Sung-Mao Wu
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW92136046A priority Critical patent/TWI224375B/en
Application granted granted Critical
Publication of TWI224375B publication Critical patent/TWI224375B/en
Publication of TW200522220A publication Critical patent/TW200522220A/en

Links

Landscapes

  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

The present invention provides a package structure with a liquid chip carrier and a manufacturing method thereof. The manufacturing method includes the steps as follow. First, coaxial semiconductor package wire bonds are disposed on a chip, so that one end of each coaxial semiconductor package wire bond is connected to a surface of the chip. Then, the other end of each coaxial semiconductor package wire bond passes through a perforation of a fixed position plate separately. The chip and the fixed position plate are disposed within a container and a liquid substrate material is poured into the container, so that a liquid chip carrier is formed between the chip and the fixed position plate. After the container is removed, solder balls are formed on the liquid chip carrier and the solder balls are electrically connected to the other end of each coaxial semiconductor package wire bond separately. Finally, the package structure with a liquid chip carrier is completely performed.

Description

200522220 五、發明說明(1) 【發明所屬之技術領域】 本發明是有關於一種半導體封裝結構,且特別是有關 於一種具類液態基板之封裝結構及其製造方法。 【先前技術】 由於電子資訊產品在輕薄短小方面的不斷需求,驅動 著印刷電路板(Printed Circuit Board,PCB)朝著細線 化、微小孔化技術方向發展,加上小型化的表面安裝技術 的不斷進步,使得對高檔次丨c封裝基板的需求不斷提高。 一般而言,傳統之封裝技術所採用之基板依使用材料 不同’可歸納出陶竟基板(ceramic substrate)、塑膠基 板(plastic substrate)、金屬基板(metal substrate)、 (lead frame)、有機基板(organic substrate)和卷帶 (Tape)等幾類。然而,隨著目前細線化、微小孔化之技術 發展趨勢,上述之基板在未來都將因高密度化、體積小犁 化與高性能之封裝需求,而使得基板之佈局(1 ayou t )受到 鑽孔技術與線寬及線距之限制,且面臨到基板結構越來越 複雜,以及越來越昂貴之基板製造費用之窘境。 【發明内容】 有鑑於此,本發明的目的就是在提供一種具類液態基 板之封裝結構,可將基板之佈局(layout)空間立體化,避 免基板之佈局受鑽孔技術、線寬及線距之限制,並增進封 裝製程之效率。200522220 V. Description of the invention (1) [Technical field to which the invention belongs] The present invention relates to a semiconductor packaging structure, and more particularly, to a packaging structure with a liquid substrate and a manufacturing method thereof. [Previous technology] Due to the constant demand for light, thin and short electronic information products, it has driven the development of printed circuit boards (PCBs) in the direction of thinning and micro-hole technology, coupled with the continuous miniaturization of surface mounting technology Progress has made the demand for high-end c packaging substrates continue to increase. Generally speaking, the substrates used in traditional packaging technologies are different according to the materials used. They can be summarized as ceramic substrates, plastic substrates, metal substrates, lead frames, and organic substrates. organic substrate) and tape. However, with the current development trend of thinning and micro-hole technology, the above substrates will be subject to high-density, small-volume, and high-performance packaging requirements in the future, which will make the layout of the substrate (1 ayou t) The limitations of drilling technology, line width and line spacing, and the dilemma of increasingly complicated substrate structures and increasingly expensive substrate manufacturing costs. [Summary of the Invention] In view of this, the object of the present invention is to provide a packaging structure with a liquid-like substrate, which can three-dimensionally lay out the layout space of the substrate, avoiding the layout of the substrate being affected by drilling technology, line width and line spacing. Restrictions and increase the efficiency of the packaging process.

200522220 五、發明說明(2) 根據本發明的目的,提 構,包括:類液態基板、晶 bal 1 ) 以及多條同轴半導體 態基板具有上表面與下表面 上表面上,而錫球係配置於 導體封裝銲線係配置於類液 封裝銲線係用以電性連接晶 根據本發明的目的,再 結構之製造方法,包括:配 晶片上,每一同軸半導體封 面連接,將每一同韩半導體 過定位板上之多個貫孔;將 注入液態基材於容置裝置中 與晶片之間;除去容置裝置 基板上,使此些錫球分別與 電性連接。 根據本發明的目的,更 態基板、晶片、多個錫球、 定位板。類液態基板具有上 類液態基板之上表面上,而 表面。同轴半導體封裝銲線 些同軸半導體封裝銲線係用 板具有多個貫孔,且定位板 之下方。其中,於形成類液 出一種具類液態基板之封裝結 片(chip)、多個錫球(solder 封裝銲線(wire bond)。類液 ,晶片係形成於類液態基板之 類液態基板之下表面。同軸半 態基板中,且此些同軸半導體 片與錫球。 提出一種具類液態基板之封裝 置多條同軸半導體封裝銲線於 裝銲線之一端係與晶片之一表 封裝銲線之另一端係分別穿透 定位板與晶片置入容置裝置; ’以形成類液態基板於定位板 ;以及形成多個錫球於類液態 同軸半導體封裝銲線之另一端 提出一種封裝結構,包括類液 多條同軸半導體封裝銲線以及 表面與下表面,晶片係配置於 錫球係形成於類液態基板之下 係配置於類液態基板中,且此 以電性連接晶片與錫球。定位 係選擇性地配置於類液態基板 態基板之前’連接於晶片上之 TW1291F(日月光).Dtd _200522220 V. Description of the invention (2) According to the purpose of the present invention, the deconstruction includes: a liquid-like substrate, a crystal bal 1), and a plurality of coaxial semiconductor-state substrates having upper and lower surfaces on the upper surface, and a solder ball configuration The conductor packaging wire is arranged on the liquid-like packaging wire for electrically connecting the crystals. According to the purpose of the present invention, the method of manufacturing a restructure includes: arranging a wafer, connecting each coaxial semiconductor cover, and connecting each of the same semiconductor semiconductors. Passing through a plurality of through holes on the positioning plate; injecting a liquid base material between the accommodating device and the wafer; removing the substrate of the accommodating device so that these solder balls are electrically connected with each other. According to the purpose of the present invention, a substrate, a wafer, a plurality of solder balls, and a positioning plate are changed. The liquid-like substrate has a surface above the liquid-like substrate. Coaxial semiconductor package bonding wires These coaxial semiconductor package bonding wire boards have multiple through holes and are positioned below the board. Among them, a liquid-like packaging chip with a liquid-like substrate, a plurality of solder balls (solder packaging wire bonds) are produced during the liquid-like forming. The liquid-like, wafer is formed under a liquid-like substrate such as a liquid-like substrate. Surface. In the coaxial half-state substrate, and these coaxial semiconductor wafers and solder balls, a sealing device with a liquid-like substrate is proposed. A plurality of coaxial semiconductor package bonding wires are connected to one end of the mounting wire and one of the chip packaging wires. The other end penetrates the positioning plate and the wafer-receiving accommodation device respectively; 'to form a liquid-like substrate on the positioning plate; and to form a plurality of solder balls on the other end of the liquid-like coaxial semiconductor package bonding wire propose a packaging structure, including Liquid multiple coaxial semiconductor package bonding wires, as well as the surface and the bottom surface, the chip is arranged on a solder ball, is formed under a liquid-like substrate, and is arranged in a liquid-like substrate, and this electrically connects the wafer and the solder ball. The positioning system is selected TW1291F (sun and moon light) connected to the wafer before being placed in a liquid-like substrate-like substrate. Dtd _

第10頁 200522220 五、發明說明(3) 同軸半導體封裝銲線之一端係分別穿過定位板之貫孔以定 位此些同軸半導體封裝銲線。於形成類液態基板之後,此 些錫球係分別形成於類液態基板之下表面以分別與對應之 該些同軸半導體封裝銲線之一端電性連接。 ▲ 為讓本發明之上述目的、特徵、和優點能更明顯易 懂’下文特舉一較佳實施例,並配合所附圖式,作詳細說 明如下: 【實施方式】Page 10 200522220 V. Description of the invention (3) One end of the coaxial semiconductor package bonding wire is passed through the through hole of the positioning plate to locate these coaxial semiconductor package bonding wires. After forming the liquid-like substrate, the solder balls are respectively formed on the lower surface of the liquid-like substrate to be electrically connected to one end of the corresponding coaxial semiconductor package bonding wire, respectively. ▲ In order to make the above-mentioned objects, features, and advantages of the present invention more comprehensible ', a preferred embodiment is given below and described in detail with the accompanying drawings as follows: [Embodiment]

本發明所揭露之詳細製造方法及實際應用實務將分別 附圖說明如下,請同時參照第i圖、第2圖、第3圖以及第4 圖。第1圖繪示乃依照本發明實施例之一具類液態基板之 封裝結構之製造方法流程圖,而第2圖〜第4圖繪示乃依照 第1圖之相關步驟之一具類液態基板之封裝結構之示意 圖。在第1圖中’各步驟係以步驟方塊1 2至步驟方塊2 4依 數子大小照順序排列說明本發明之一具類液態基板之封裝 結構之製造方法。首先,如步驟方塊丨2所述,配置多條同 轴半導體封裝銲線(wire bonci)50於晶片(chip)3〇上,每 一同軸半導體封裝銲線5 0之一端係與晶片表面3丨連接,如 第2圖所示。接著,在步驟方塊14之敘述中,將每一同幸由 半導體封裝銲線50之另一端分別穿透過定位板4〇上之多 貫孔41 ,使得每一同軸半導體封裝銲線5〇藉著穿過定位 40上已分散配置好之貫孔41而達到將此些同軸半導體二 銲線50定位之作用。 I 第11頁 TW1291F(日月光).ptd 200522220The detailed manufacturing method and practical application disclosed by the present invention will be separately described in the drawings. The drawings are as follows, please refer to FIG. I, FIG. 2, FIG. 3, and FIG. 4 at the same time. FIG. 1 shows a flowchart of a method for manufacturing a packaging structure with a liquid-like substrate according to an embodiment of the present invention, and FIG. 2 to FIG. 4 show a liquid-like substrate with a corresponding step according to FIG. 1. Schematic diagram of the package structure. In the first figure, each step is arranged in the order of step block 12 to step block 24 according to the numerical order and illustrates a method for manufacturing a packaging structure with a liquid-like substrate according to the present invention. First, as described in step 2, a plurality of coaxial semiconductor package bonding wires (wire bonci) 50 are arranged on a chip (30), and one end of each coaxial semiconductor package bonding wire (50) is connected to the chip surface (3). Connect as shown in Figure 2. Next, in the description of step 14, each of the semiconductor package bonding wires 50 is passed through the multiple through holes 41 on the positioning plate 40, so that each coaxial semiconductor package bonding wire 50 is routed through The through holes 41 on the positioning 40 are dispersedly arranged to achieve positioning of the coaxial semiconductor bonding wires 50. I Page 11 TW1291F (Sun Moonlight) .ptd 200522220

在步驟方塊1 6 置裝置70中,在此 位板40與晶片3〇倒 40與容置裝置7〇之 位板40相隔,圖示 片30之實施方式並 板40與晶片30,並 製造方法。然後, 容置裝置70中,待 之敘述中 ’本實施 置後再置 底部完全 如第3圖‘ 非本發明 接續其下 如步驟方 冷卻之後 ’將定位板40與晶片30置入容 例所採用之配置方式係先將定 入容置裝置70中,使得定位板 接觸’且晶片則以間距h與定 ,然而’此倒置定位板4〇與晶 唯一之作法,亦可未倒置定位 所述之各步驟以完成本發明之 塊1 8之敘述,注入液態基材於 ’形成類液態基板6 〇於定位板 40與晶片30之間,亦即晶片30位於類液態基板60之上表面 61上方’而定位板40位於類液態基板60之下表面62下方。 再者,其一端已與晶片3 0連接之同軸半導體封裝銲線5 0則 固定於類液態基板60中,且同軸半導體封裝銲線50之另一 端係分別穿透過定位板40之貫孔41而暴露於類液態基板60 之外。另外,此液態基材例如是熱固性樹脂,或是由具有 可灌成膜特性之化合物(modeling compound)所組成。且 此液態基材具有至少耐2 00 °C高溫之特性,避免在製造此 封裝結構之製程中受高溫熔融而影響整體之良率。 待液態基材冷卻並固化而形成類液態基板6 0之後’依 步驟方塊20中所述,除去容置裝置70。接著’依步驟方塊 2 2中所述,除去定位板4 0 ’圖示如第4圖。在本實施例 中,例如是使用蝕刻法(etching)以除去定位板40。最 後,依步驟方塊24中所述’形成多個錫球(solder ball) 80於類液態基板60之下表面62上,使錫球80分別與對應之In step 16 of the placement device 70, the position plate 40 is separated from the wafer 30 by 40 and the position plate 40 of the accommodation device 70. The embodiment of the sheet 30 is illustrated, and the plate 40 and the wafer 30 are combined. . Then, in the accommodating device 70, it will be described in the following description that "the bottom of this implementation is exactly the same as that shown in Fig. 3". The configuration method adopted is that the positioning device is first set into the accommodating device 70 so that the positioning plate is in contact with each other and the wafer is fixed at a distance of h. However, the only method of this inverted positioning plate 40 and the crystal can be positioned without inversion Each step completes the description of block 18 of the present invention, and injects a liquid substrate into the 'form liquid substrate 60' between the positioning plate 40 and the wafer 30, that is, the wafer 30 is located above the upper surface 61 of the liquid substrate 60 'The positioning plate 40 is located below the lower surface 62 of the liquid-like substrate 60. Furthermore, the coaxial semiconductor package bonding wire 50 whose one end is connected to the chip 30 is fixed in the liquid-like substrate 60, and the other ends of the coaxial semiconductor package bonding wire 50 are respectively penetrated through the through holes 41 of the positioning plate 40 and Exposed outside the liquid-like substrate 60. In addition, the liquid substrate is, for example, a thermosetting resin, or is composed of a compound having a moldable property. In addition, the liquid substrate has the property of being resistant to a high temperature of at least 200 ° C, so as to avoid being affected by the high temperature melting in the manufacturing process of the packaging structure to affect the overall yield. After the liquid substrate is cooled and solidified to form a liquid-like substrate 60 ', the containing device 70 is removed as described in step 20. Next, as shown in step 22, the positioning plate 40 is removed, as shown in FIG. In this embodiment, for example, an etching method is used to remove the positioning plate 40. Finally, a plurality of solder balls 80 are formed on the lower surface 62 of the liquid-like substrate 60 as described in step 24, so that the solder balls 80 correspond to the corresponding ones.

200522220 五、發明說明(5) 暴露於類液態基板6 0之外之同軸半導體封裝銲線5 〇之另一 端電性連接。 另外,請參照第5圖,第5圖繪示乃第2圖中同軸半導 體封裝銲線之剖面示意圖。在本實施例中,同軸半導體封 裝銲線50包括訊號層(signal lay er)51、介電層52以及 接地層(ground layer) 53。介電層52係同軸包覆於訊號 層5 1外侧,而接地層5 3係同軸包覆於介電層5 2之外侧。介 電層5 2係用以將訊號層5 1與接地層5 3絕緣,而接地層5 3係 直接與具絕緣特性之類液態基板6 0接觸,故不需另外包覆 介電層於接地層5 3之外侧。 需要特別注意的是,步驟方塊2 2中所述之除去定位板 4 0之步驟,並非本發明所必要之步驟,亦即於步驟方塊2 〇 中所述之除去容置裝置70後,並不需要蝕刻定位板4〇,即 可直接進行如步驟方塊24所述,形成多個錫球(s〇ider bal 1)80於類液態基板60之下表面62上,使錫球80分別與 對應之已穿透過定位板40之貫孔41而暴露於類液態基板6〇 之外之同軸半導體封裝銲線50之另一端電性連接。 本發明上述實施例所揭露之具類液態基板之封襞結 構’在定位板之定位作用下,由於作為類液態基板之基材 在未固化前係為可流動之液態,位於類液態基板中之同軸 半導體封裝銲線能夠隨意配置,使得基板之佈局(lay〇ut) 空間能夠立體化,更進一步能夠避免基板之佈局受鑽孔技 術 '線寬及線距之限制,並增進封裝製程之效率。 綜上所述,雖然本發明已以一較佳實施例揭露如上,200522220 V. Description of the invention (5) The other end of the coaxial semiconductor package bonding wire 50 exposed to the liquid-like substrate 60 is electrically connected. In addition, please refer to FIG. 5, which is a schematic cross-sectional view of the coaxial semiconductor package bonding wire in FIG. In this embodiment, the coaxial semiconductor package bonding wire 50 includes a signal layer 51, a dielectric layer 52, and a ground layer 53. The dielectric layer 52 is coaxially coated on the outside of the signal layer 51, and the ground layer 53 is coaxially coated on the outside of the dielectric layer 52. The dielectric layer 5 2 is used to insulate the signal layer 51 from the ground layer 5 3, and the ground layer 53 is directly in contact with a liquid substrate 60 such as an insulating property, so there is no need to cover the dielectric layer for connection. Strata 5 3 outside. It should be particularly noted that the step of removing the positioning plate 40 described in step block 22 is not a necessary step of the present invention, that is, after removing the accommodation device 70 described in step block 20, it is not necessary. If the positioning plate 40 needs to be etched, it can be directly performed as described in step 24 to form a plurality of solder balls 80 on the lower surface 62 of the liquid-like substrate 60 so that the solder balls 80 correspond to the corresponding ones. The other end of the coaxial semiconductor package bonding wire 50 which has penetrated through the through hole 41 of the positioning plate 40 and exposed to the liquid-like substrate 60 is electrically connected. Under the positioning of the positioning plate, the sealing structure of the liquid-like substrate disclosed in the above embodiments of the present invention is because the base material serving as the liquid-like substrate is a fluid liquid state before being cured, and is located in the liquid-like substrate. The coaxial semiconductor package bonding wires can be freely configured, so that the layout of the substrate (layout) space can be three-dimensional, which can further prevent the layout of the substrate from being limited by the drilling technology 'line width and line spacing, and improve the efficiency of the packaging process. In summary, although the present invention has been disclosed as above with a preferred embodiment,

TW1291F(日月光).pt(1 第13頁 200522220TW1291F (Sun and Moonlight) .pt (1 Page 13 200522220

TW1291F(日月光).ptd 第14頁 200522220 圖式簡單說明 【圖式簡單說明】 第1圖繪示乃依照本發明實施例之一具類液態基板之 封裝結構之製造方法流程圖; 第2圖〜第4圖繪示乃依照第1圖之相關步驟之一具類 液態基板之封裝結構之示意圖。 第5圖繪示乃第2圖中同軸半導體封裝銲線之剖面示意 圖0 圖式標號說明 步驟方塊TW1291F (Sun Moonlight) .ptd Page 14 200522220 Brief description of the drawings [Simplified illustration of the drawings] Figure 1 shows a flowchart of a method for manufacturing a packaging structure with a liquid substrate according to an embodiment of the present invention; Figure 2 ~ FIG. 4 is a schematic diagram of a packaging structure with a liquid-like substrate according to one of the steps in FIG. 1. Fig. 5 is a schematic cross-sectional view of a coaxial semiconductor package bonding wire in Fig. 2. Fig. 0 Symbol description Step block

12 、 14 、 16 、 18 、 20 、 22 、 24 3 0 ·晶片 31 ··晶片表面 4 0 :定位板 41 :貫孔 50 ··同轴半導體封裝銲線 51 :訊號層 52 :介電層 5 3 :接地層 6 0 :類液態基板 61 :類液態基板之上表面 62 ··類液態基板之下表面 70 ··容置裝置 80 :錫球12, 14, 16, 18, 20, 22, 24 3 0 Wafer 31 3: Grounding layer 6 0: Liquid-like substrate 61: Liquid-like substrate upper surface 62 ·· Liquid-like substrate lower surface 70 · · Receiving device 80: Tin ball

Claims (1)

200522220 六、申請專利範圍 1. 一種封裝結構,包括: "類液悲基板’具有^一上表面與一下表面; 一晶片(ch i p ),係配置於該類液態基板之該上表面 複數個錫球(solder ball),係形成於該類液態基板 之該下表面;以及 複數條同軸半導體封裝銲線(wire bond),係配置於 該類液態基板中,該些同軸半導體封裝銲線係用以電性連 接該晶片與該些錫球。 2 ·如申請專利範圍第1項所述之封裝結構,其中該封 裝結構更包括: 一定位板(wire mask),該定位板係具有相對應於該 些錫球之複數個貫孔; 其中,該些同軸半導體封裝銲線之一端與該晶片連 接,該些同軸半導體封裝銲線之另一端係分別穿透過該些 貫孔並與該些錫球連接。 3·如申請專利範圍第1項所述之封裝結構,其中每該 些同軸半導體封裝銲線係包括: 一訊號層(signal layer); 一介電層,該介電層係同輛包覆於該訊號層外側;以 及 二^地層(groundlayer),該接地層係同轴包覆於 該介電層外側; 其中,該介電層係使該訊號層與該接地層絕緣。 TW1291F(日月光).ptd 第16胃 200522220 六、申請專利範圍 At4^如申明專利範圍第1項所述之封裝結構,其中該類 液恶基板之材料係一熱固性樹脂。 5· 一種具類液態基板之封裝結構之製造方法,包 括: 配置複數條同轴半導體封裝銲線(wire b〇nd)於一晶 片上’每該些同轴半導體封裝銲線之一端係與該晶片之 表面連接; 將每。亥些同軸半導體封裝銲線之另一端分別穿透過 定位板上之複數個貫孔; 將該疋位板與該晶片置入一容置裝置; 注=一液態基材於該容置裝置中,以形成一類液態基 板於该定位板與該晶片之間; 除去該容置裝置;以及 個錫球(solder ball)於該類液態基板上’ =該些錫球为w與該些同#半導體封襄鲜線之另一端電性 連接。 6如申請專利範圍第5項所述之製造方法,其中於將 該疋位板與該晶片置入該交晉键番+止 ^ 罝為谷置衮置之步驟之前,該製造方 法更包括· 倒置該定位板與該晶片。 7.如申請專利範圍第5項所述之製造方法,其中於將 該定位,與該晶片置人該容置裝置之步驟中,$定位板係 置於該今置裝置之底部’而該晶片則以一間距與該定位板 相隔。200522220 VI. Scope of patent application 1. A package structure, including: " Liquid-like substrate 'has an upper surface and a lower surface; a chip (ch ip), which is arranged on the upper surface of the liquid substrate A solder ball is formed on the lower surface of the liquid substrate; and a plurality of coaxial semiconductor package wire bonds are disposed in the liquid substrate. The coaxial semiconductor package wires are used for The chip and the solder balls are electrically connected. 2. The packaging structure according to item 1 of the scope of patent application, wherein the packaging structure further comprises: a positioning plate (wire mask) having a plurality of through holes corresponding to the solder balls; wherein, One end of the coaxial semiconductor package bonding wires is connected to the chip, and the other ends of the coaxial semiconductor package bonding wires are respectively penetrated through the through holes and connected to the solder balls. 3. The package structure according to item 1 of the scope of patent application, wherein each of the coaxial semiconductor package bonding wires includes: a signal layer; a dielectric layer, the dielectric layer is coated on the same vehicle An outer side of the signal layer; and a ground layer, the ground layer is coaxially coated on the outer side of the dielectric layer; wherein the dielectric layer insulates the signal layer from the ground layer. TW1291F (sun and moonlight) .ptd 16th stomach 200522220 6. Scope of patent application At4 ^ The packaging structure described in item 1 of the declared patent scope, wherein the material of this type of liquid evil substrate is a thermosetting resin. 5. A method for manufacturing a packaging structure with a liquid-like substrate, comprising: arranging a plurality of coaxial semiconductor package bonding wires (wire bond) on a wafer; one end of each of the coaxial semiconductor package bonding wires is connected to the The surface of the chip is connected; The other ends of the coaxial semiconductor package bonding wires are respectively passed through a plurality of through holes in the positioning plate; the positioning plate and the chip are placed in a receiving device; Note = a liquid substrate is in the receiving device, To form a type of liquid substrate between the positioning plate and the wafer; remove the accommodating device; and a solder ball on the type of liquid substrate '= the solder balls are w and the same semiconductor seals The other end of the Xiangxian line is electrically connected. 6 The manufacturing method according to item 5 of the scope of patent application, wherein before the step of placing the bit plate and the wafer into the intersecting key + stop ^ is a step of setting the valley, the manufacturing method further includes · The positioning plate and the wafer are inverted. 7. The manufacturing method according to item 5 of the scope of patent application, wherein in the step of positioning the wafer and placing the wafer in the receiving device, the positioning plate is placed at the bottom of the present device and the wafer It is separated from the positioning plate by a distance. 200522220 —— ------------- ----^一 ^ 六、申料娜si ^ ^ 8·如申請專利範圍第5項所述之製造方法,其中於形 成該類液態基板之步驟中,該曰片係配置於該類液態基板 之表面上,而該些同軸半導體封裝銲線則固定於該類液態 基板中,該些同軸半導體封裝銲線之另一端係暴露於該類 液態基板之外。 9 ·如申請專利範圍第5項所述之製造方法,其中於該 除去該容置裝置之步驟後與形成該呰錫球之前,該製造方 法更包括: 除去該定位板。 10·如申請專利範圍第9項所述之製造方法,其中於 該除去該定位板之步驟中,係使用#刻法(e t c h i n g )以去 除該定位板。 11·如申請專利範圍第5項所述之製造方法,其中每 該些同轴半導體封裝銲線係包括: 一訊號層(signal layer); 一介電層,該介電層係同軸包覆於該訊號層外側;以 及 一接地層(g r 〇 u n d 1 a y e r ) ’該接地層係同轴包覆於 該介電層外側; 其中,該介電層係使該訊號層與該接地層絕緣。 12·如申請專利範圍第5項所述之製造方法,其中該 類液態基板之材料係一熱固性樹脂° 13. —種封裝結構,包括: 一類液態基板,具有一上表面與一下表面;200522220 —— ------------- ---- ^ 一 ^ VI. Shen Liu Nasi ^ ^ 8 · The manufacturing method described in item 5 of the scope of patent application, wherein In the step of a liquid-like substrate, the chip is arranged on the surface of the liquid-like substrate, and the coaxial semiconductor package bonding wires are fixed in the liquid-like substrate, and the other ends of the coaxial semiconductor package bonding wires are exposed. Beyond this type of liquid substrate. 9. The manufacturing method according to item 5 of the scope of patent application, wherein the manufacturing method further comprises: removing the positioning plate after the step of removing the accommodating device and before the formation of the solder ball. 10. The manufacturing method as described in item 9 of the scope of patent application, wherein in the step of removing the positioning plate, #etching method (e t c h i n g) is used to remove the positioning plate. 11. The manufacturing method according to item 5 of the scope of patent application, wherein each of the coaxial semiconductor package bonding wires includes: a signal layer; a dielectric layer, and the dielectric layer is coaxially coated on An outer side of the signal layer; and a ground layer (the ground layer) is coaxially coated on the outer side of the dielectric layer; wherein the dielectric layer insulates the signal layer from the ground layer. 12. The manufacturing method according to item 5 of the scope of patent application, wherein the material of this type of liquid substrate is a thermosetting resin. 13. A packaging structure including: a type of liquid substrate having an upper surface and a lower surface; TW1291F(日月光).ptd 第18頁 200522220 六、申請專利範圍 一晶片(ch i p ),係配置於該類液態基板之該上表面 上; 複數個錫球(solder ball),係形成於該類液態基板 之該下表面; 複數條同軸半導體封裝銲線(Wire bond),係配置於 該類液態基板中,該些同軸半導體封裝銲線係用以電性連 接該晶片與該些錫球;以及 一定位板,具有複數個貫孔,該定位板係選擇性地配 置於該類液態基板之下方; 其中,於形成該類液態基板之前,連接於該晶片上之 該些同軸半導體封裝銲線之一端係分別穿過該定位板之該 些貫孔以定位該些同軸半導體封裝銲線; 其中,於形成該類液態基板之後,該些錫球係分別形 成於該類液態基板之該下表面以分別與對應之該些同軸半 導體封裝銲線之該端電性連接。 14·如申請專利範圍第1 3項所述之封裝結構,其中該 些同軸半導體封裝銲線之一端係分別穿透過該定位板之該 些貫孔與該些錫球連接。 15·如申請專利範圍第1 3項所述之封裝結構,其中, 於形成該類液態基板之後,且於形成該些錫球之前,該定 位板係被除去。 16.如申請專利範圍第1 3項所述之封裝結構,其中每 該些同軸半導體封裝銲線係包括: 一訊號層(signal layer) ·,TW1291F (Sun Moonlight) .ptd Page 18 200522220 VI. Patent application scope A chip (ch ip) is arranged on the upper surface of this type of liquid substrate; a plurality of solder balls are formed in this type of liquid The lower surface of the substrate; a plurality of coaxial semiconductor package bonding wires (Wire bonds) arranged in the liquid substrate, the coaxial semiconductor package bonding wires are used to electrically connect the chip and the solder balls; and The positioning plate has a plurality of through holes, and the positioning plate is selectively arranged below the liquid substrate; wherein, before forming the liquid substrate, one end of the coaxial semiconductor package bonding wires on the wafer is connected. The through holes of the positioning plate are respectively passed to position the coaxial semiconductor package bonding wires; wherein, after forming the liquid substrates, the solder balls are respectively formed on the lower surface of the liquid substrates so as to respectively And electrically connected to the ends of the corresponding coaxial semiconductor package bonding wires. 14. The package structure described in item 13 of the scope of the patent application, wherein one end of the coaxial semiconductor package bonding wires is respectively connected to the solder balls through the through holes of the positioning plate. 15. The packaging structure according to item 13 of the scope of the patent application, wherein the positioning plate is removed after forming the liquid substrate and before forming the solder balls. 16. The package structure according to item 13 of the scope of patent application, wherein each of the coaxial semiconductor package bonding wires includes: a signal layer ·, 200522220 六、申請專利範圍 及 一接地層(ground layer),該接地層係 該介電層外側; 介電層’該介電層係同袖包覆於該訊號層外側;以 同軸包覆於 其中,該介電層係使該訊號層與該接地層絕緣。 17·如申請專利範圍第1 3項所述之封裝結構, 類液癌基板之材料係一熱固性樹脂。 、該 Η 第20頁 TW1291F(日月光).Ptd200522220 6. Scope of patent application and a ground layer, the ground layer is the outside of the dielectric layer; the dielectric layer 'the dielectric layer is sleeved on the outside of the signal layer with the sleeve; coaxially wrapped in it The dielectric layer insulates the signal layer from the ground layer. 17. The packaging structure described in item 13 of the scope of patent application, the material of the liquid cancer-like substrate is a thermosetting resin. 、 The Η page 20 TW1291F (Sun Moonlight) .Ptd
TW92136046A 2003-12-18 2003-12-18 Package structure with liquid chip carrier and manufacturing method thereof TWI224375B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW92136046A TWI224375B (en) 2003-12-18 2003-12-18 Package structure with liquid chip carrier and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW92136046A TWI224375B (en) 2003-12-18 2003-12-18 Package structure with liquid chip carrier and manufacturing method thereof

Publications (2)

Publication Number Publication Date
TWI224375B TWI224375B (en) 2004-11-21
TW200522220A true TW200522220A (en) 2005-07-01

Family

ID=34568718

Family Applications (1)

Application Number Title Priority Date Filing Date
TW92136046A TWI224375B (en) 2003-12-18 2003-12-18 Package structure with liquid chip carrier and manufacturing method thereof

Country Status (1)

Country Link
TW (1) TWI224375B (en)

Also Published As

Publication number Publication date
TWI224375B (en) 2004-11-21

Similar Documents

Publication Publication Date Title
US8729690B2 (en) Assembly having stacked die mounted on substrate
US7245021B2 (en) Micropede stacked die component assembly
CN101013686B (en) Interconnect substrate, semiconductor device, and method of manufacturing the same
US20130026650A1 (en) Semiconductor device, semiconductor module structure configured by vertically stacking semiconductor devices, and manufacturing method thereof
CN1235275C (en) Semiconductor module and method for mfg. semiconductor module
CN104851842A (en) Semiconductor device including an embedded surface mount device and method of forming the same
TW200537663A (en) Chip embedded package structure and process thereof
CN102169842A (en) Techniques and configurations for recessed semiconductor substrates
CN109817769B (en) Novel LED chip packaging manufacturing method
TW201220446A (en) Package structure of embedded semiconductor component and manufacturing method thereof
JP7393469B2 (en) A board in which multiple parts are embedded and packaged multiple times and its manufacturing method
TW201620087A (en) Package structure and method of manufacture
US7973399B2 (en) Embedded chip package
TW201515164A (en) Integrated circuit packaging system with embedded pad on layered substrate and method of manufacture thereof
CN108630646A (en) Electronic package and substrate structure thereof
TW201325343A (en) High precision self aligning die for embedded die packaging
CN110010597B (en) Chip packaging structure and packaging method thereof
CN102270619A (en) Pad configurations for an electronic package assembly
KR101043328B1 (en) Electro device embedded printed circuit board and manufacturing method thereof
KR20180077115A (en) Manufacturing method of pcb and semiconductor package using transparent carrier
TWI819851B (en) Multi-device layered embedded packaging structure and manufacturing method thereof
JP4206779B2 (en) Manufacturing method of semiconductor device
TW200522220A (en) Package structure with liquid chip carrier and manufacturing method thereof
JP2004259749A (en) Semiconductor device, its manufacturing method, circuit board, and electronic equipment
TWI288446B (en) Semiconductor device containing stacked semiconductor chips and manufacturing method thereof

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees