TW546620B - OSD controlling method - Google Patents
OSD controlling method Download PDFInfo
- Publication number
- TW546620B TW546620B TW90133442A TW90133442A TW546620B TW 546620 B TW546620 B TW 546620B TW 90133442 A TW90133442 A TW 90133442A TW 90133442 A TW90133442 A TW 90133442A TW 546620 B TW546620 B TW 546620B
- Authority
- TW
- Taiwan
- Prior art keywords
- enabled
- video
- data
- display
- osd
- Prior art date
Links
Landscapes
- Controls And Circuits For Display Device (AREA)
Abstract
Description
546620 五、發明說明(1) 本發明是有關於-種_控制方法 種儲存0SD資料於鞀千斬六” ▲寸⑺疋有關於 法。 、颂不暫存态以達到建立0SD顯示區域的方 〇SD通常可顯示畫面參數,提供使用者作進一步的調 整’常見者諸如亮度色別(hue)、亮度(brightness)、飽 和度(saturation)、對比(c〇ntrast)、水平大小 (H-size)、水平位置(H_phase)、垂直大小(v —size)、垂 直中心(v-center)、針墊形(pin_cushi〇n)等等。 由於電腦圖形資料和視訊資料的種類越來越多,並且 控制選擇的條件也越複雜,使得控制的硬體線路 (hardware circuit)必須相對提昇電路複雜度,以硬體線 路導向的0SD已經不敷使用需求。 第1圖表示習知具有0SD顯示功能之顯示器中,影像電 路部分的方塊示意圖。在第1圖中,R(red)、G(green)、 B(b 1 ue)分別表示由晝框暫存器11 〇所傳來的三原色信號, 此為正常狀態下所欲顯示的影像信號。在一般顯示狀態 下,R、G、Β信號透過混波器1 3 0和輸出緩衝器1 6 〇,送入 顯示面板1 7 0。其中用來控制顯像位置的信號包括水平同 步信號(horizontal synchronizing signal)HSYNC和垂直 同步信號(vertical synchronizing signal)VSYNC。水平 同步信號HSYNC和垂直同步信號VSYNC都是一種脈波信號, 水平同步信號HSYNC脈波間隔較短,用以定義每一條水平 掃描線,垂直同步信號VSYNC脈波間隔較長,用以定義包 含複數條水平掃描線的畫框。546620 V. Description of the invention (1) The present invention is about-a kind of _ control method and a kind of method to store 0SD data in 鼗 千 切 六 "▲ inch⑺ 疋 has a relevant method. 颂 It is not a temporary storage state to achieve the establishment of 0SD display area 〇SD can usually display screen parameters, providing users to make further adjustments. Common people such as brightness, hue, brightness, saturation, contrast, horizontal size (H-size) ), Horizontal position (H_phase), vertical size (v — size), vertical center (v-center), pin cushion (pin_cushi〇n), etc. As the types of computer graphics and video data are more and more, and The more complicated the control selection conditions are, the more complicated the hardware circuit of the control must be. The hardware-oriented 0SD is no longer sufficient. Figure 1 shows the conventional display with the 0SD display function. In Figure 1, the block diagram of the video circuit section. In Figure 1, R (red), G (green), and B (b 1 ue) respectively represent the three primary color signals transmitted by the day frame register 11 〇, which are What you want under normal conditions Displayed image signals. In the normal display state, the R, G, and B signals pass through the mixer 130 and the output buffer 160 and are sent to the display panel 170. The signals used to control the display position include The horizontal synchronizing signal (HSYNC) and the vertical synchronizing signal (VSYNC). The horizontal synchronizing signal (HSYNC) and the vertical synchronizing signal (VSYNC) are both pulse signals. The short interval of the horizontal synchronizing signal (HSYNC) is used to define each One horizontal scanning line, the vertical synchronization signal VSYNC pulse wave interval is long, used to define a picture frame containing a plurality of horizontal scanning lines.
0702-6740TWF ; 90P74 ; rilu.ptd 第4頁 546620 五、發明說明(2) 當使用者觸發0SD顯示功能時,顯示器中微控制器即 從EEPR0M讀取所要顯示的字元資料’送到〇SD電路12〇中, 產生對應此0SD顯示區域的三色信號R〇sd(紅)、G〇sd (綠) 、B〇Sd(藍)。如圖所示,0SD 電路 120 將R0sd、Gosd、Bosd k號和遮沒信號BLANK —併送入混波器1 30。遮沒信號 BLANK用來定義〇SD顯示區域在螢光幕上範圍,亦即,當 沒信號BLANK = 1表示目前正在顯示的區域為正常顯示區 域,混波>器會關閉R0sd、Gosd、B〇sd的字元資料,而由 R、B信號^入輸出緩衝器16〇;當遮沒信號礼八化=〇表示 正在顯不區域為〇SD顯示區域,混波器會關閉R、G、B 信號,而由Rosd、Gosd、Bosd字元資料輸入輸出緩衝器 16〇。遮沒信號BLANK是由0SD遮沒電路80根據水平同步俨 號HSYNC和垂直同步信號vsm的相對時序關係來決定。。也 =疋藉由決定掃描線範圍,來界定對應的_顯示區 =二舉例說明’如果將第240條掃描線定義為_顯示區域 m位置,且_顯示區域高12M条掃描線;則osd遮沒電 =Λ從署垂直同步信號mNC出現開始計算,算到第24〇 條知描位置,開始輸出遮沒信號BUNK = 〇,到第36〇條 位置’開始輸出遮沒信號BLANK = 1。 ” 用彈多重0SD資料時’習知硬體0sd電路就缺乏使0702-6740TWF; 90P74; rilu.ptd page 4 546620 V. Description of the invention (2) When the user triggers the 0SD display function, the microcontroller in the display reads the character data to be displayed from EEPR0M and sends it to SD In the circuit 120, three color signals Rosd (red), Gosd (green), and Bosd (blue) corresponding to the OSD display area are generated. As shown in the figure, the 0SD circuit 120 sends the R0sd, Gosd, Bosd k numbers and the mask signal BLANK—and sends them to the mixer 130. The blanking signal BLANK is used to define the range of the SD display area on the screen. That is, when no signal BLANK = 1 indicates that the area currently being displayed is the normal display area, the mixer> will turn off R0sd, Gosd, and B. 〇sd character data, and R, B signals ^ input and output buffer 16〇; when the mask signal is eight = = indicates that the display area is 0 SD display area, the mixer will turn off R, G, The B signal is input and output buffer 16 by the character data of Rosd, Gosd, and Bosd. The mask signal BLANK is determined by the OSD mask circuit 80 according to the relative timing relationship between the horizontal synchronization signal HSYNC and the vertical synchronization signal vsm. . Also = 疋 Determine the corresponding _display area by determining the scan line range = 2Exemplify 'If the 240th scan line is defined as the _display area m position, and the _display area is 12M scan lines high, then osd cover No power = Λ is calculated from the appearance of the vertical synchronizing signal mNC, and reaches the position of the 24th image, starting to output the masking signal BUNK = 0, and to the position of the 36th position, 'starting to output the masking signal BLANK = 1. ”When using multiple 0SD data,‘ the hardware 0sd circuit is lacking.
Kl o’sn:耗費硬體電路,製作成本也隨之增加時,上 述1知〇30方法是由特定電路,如隨機存取 % 唯讀記憶體(_)紀錄_資料,藉由° 垂直同步信號的出現時間,輸出0SD資料异Kl o'sn: When the hardware circuit is consumed, and the production cost also increases, the above-mentioned method of knowing 30 is performed by a specific circuit, such as random access% read-only memory (_) record _ data, and vertical synchronization by ° Signal occurrence time, output 0SD data difference
546620 五、發明說明(3) ' ' ---- 域’足種硬體線路導向的方法應用在同時顯示多重時 ,無法提供各種使用模式,如在〇SD顯示區域中提供3丨1)“ blended 或是c〇i〇r-keying 。 有鑑於此,本發明之主要目的,在於提供一種應用導 向的0 S D控制。 ^根據上述之目的,本發明提出一種控制〇SD的方法,包 括用一顯不緩衝器,用以儲存一晝面資料,其對應一顯 :旦面;利用一記憶體,儲存一〇SD資料,其對應上述顯示 I面所包含一0SD畫面;利用一資料處理方法,寫入上述 0SD資料於上述顯示緩衝器中上述〇SD畫面所對應的暫存 元。 干 圖式之簡單說明: 為使本發明之上述目的、特徵、和優點能更明顯易懂 ,下文特舉一較佳實施例,並配合所附圖式,作詳細說明 如下: 第1圖表示習知技術中畫面功能調整第一例之顯 示意圖。 裔 第2圖表示本發明實施例中顯示器晝面功能調整 之系統方塊圖。 第3圖表示本發明實施例令顯示器晝面功能調整 之流程圖。 第4圖表示本發明實施例中晝面功能模擬模式之 圖。 符號說明:546620 V. Description of the invention (3) '' ---- `` Domain '' full-line hardware circuit-oriented method can not provide various usage modes when displaying multiple at the same time, such as providing 3 丨 1) in the SD display area. Blended or co-key-keying. In view of this, the main purpose of the present invention is to provide an application-oriented 0 SD control. ^ According to the above-mentioned object, the present invention proposes a method for controlling 0 SD, including using a The display buffer is used to store daytime data, which corresponds to one display: once; use a memory to store 10SD data, which corresponds to the 0SD picture contained in the display I side; using a data processing method, Write the above 0SD data into the temporary storage element corresponding to the above 0SD picture in the display buffer. Brief description of the dry drawing: In order to make the above-mentioned objects, features, and advantages of the present invention more comprehensible, the following is specifically enumerated A preferred embodiment is described in detail with the accompanying drawings as follows: Fig. 1 shows the display intent of the first example of picture function adjustment in the conventional technology. Fig. 2 shows the daytime display of the display in the embodiment of the present invention. . Adjustment of a system block diagram showing a flow chart of FIG. 3 embodiment of the present invention to make a display of the day function to adjust the surface of FIG. 4 represents a plane view of the day of the functional simulation mode embodiment of the present invention Description of Symbols.:
54662〇 、發明說明(4) 10〜螢幕區; 1 4〜按鍵功能畫面 2 2〜按鍵區; 30〜微控制器; 3 4〜調整電路; 1〜顯示器; 1 2〜晝面; 2 〇〜控制面板; 2 4〜功能指示區 32〜PWM電路; 36〜顯示器偏向線路;38〜OSD ; 40〜顯示器影像電路;42〜記憶體。 汽施例: 容本發明之顯示器〇SD功能控制方法,主要是複製〇SD内 ^顯不緩衝器中,〇SD視窗的數目不再受限於執行〇SD電 製★、數目’ OSD能更有彈性的執行,驅動程式有彈性的複 己憶體中0SD於顯示緩衝器,習知直接區塊搬移(bitblt *現訊重疊(video 〇verlay)都可以應用在本方法中而不 多葙特疋的0SD電路。為使〇SD的呈現更多樣化’可應用更 j直接區塊搬移和視訊重疊於本方法。本方法另一個 體二疋利用現行的硬體架構即可完成,不需要增加新的硬 =2圖表示本實施例中以直接區塊搬移實現〇仙之方塊 括:二4如。第2圖所示,基本上,執行0汕的介面卡100包 42 θ _ 42顯不緩衝器20、微控制器30。記憶體4〇、 60疋顯;:=〇SD内容。顯示晝面的裝置則包括顯示螢幕 々不驅動電路5 〇。 …頁示緩衝器2 0係為一塊記憶區,在電腦系 用一船 66 t h d A A '、 546620 五、發明說明(5) (SRAM)和較慢的動態隨機存取記憶體(DRAM)。 · =20中每個$憶單元(如位dbyte),収分別儲存二 應於顯不螢幕60上的某一圖像點資料。第2圖中呓憶區22 即表示顯示緩衝區20儲存的0SD資料和顯示螢幕6°〇 :之〇sd 晝面62之間對應關係之示意圖。微控制器3〇則是根據直接 區塊搬移旗標的致能狀態,執行直接區塊搬移(bit bi〇ck tr^sfer bitMt),將記憶體4〇、42的〇SD資料寫入記憶 區2 2 〇 第3圖表示本實施例中以視訊重疊實現〇SD之方塊示意 圖。如第3圖所示,基本上,執行〇SD的介面卡1〇〇包括記^ 憶體40、42顯示緩衝器20、微控制器3〇。記憶體4〇、42 用^儲存OSD内容。視訊重叠暫存器32用以儲存視訊重疊 所,要的顯不參數如視窗控制、色彩控制、色度控 顯示畫面的裝置則包括顯示螢幕6〇、顯示驅動電路5〇。 顯示緩衝器20係為一塊記憶區’在顯示緩衝器2〇 個記憶單元(如位元組,byte) ’則是分 t ^60 ^ ^ t ^24V; Λ 不緩衝區20的視訊重疊OSD資料和顯示螢幕⑼上之⑽ 2 ί z m:③ΐ。微控制謂則是根據視訊重疊 ^狀態,執仃視訊重疊。根據視訊重疊暫存 資',將記憶區24設置成視訊重疊視窗,記憶购的心 0SD貝料和記憶區24中畫面資料作比較’或是作加權運算 產ΐ ί med)信號具有0sd顯示影像淡入淡出的效果 ,冩入記憶區2 4。54662〇, description of the invention (4) 10 ~ screen area; 1 4 ~ key function screen 2 2 ~ key area; 30 ~ microcontroller; 3 4 ~ adjustment circuit; 1 ~ display; 1 2 ~ day surface; 2〇 ~ Control panel; 2 4 ~ function indication area 32 ~ PWM circuit; 36 ~ display bias line; 38 ~ OSD; 40 ~ display image circuit; 42 ~ memory. Steam Example: The method for controlling the display SD function of the present invention is mainly copied in the SD display buffer, and the number of SD windows is no longer limited to the implementation of SD system. The number of OSD can be more Flexible execution. The driver has flexible memory. 0SD is used in the display buffer. It is known that direct block transfer (bitblt * video overlay) can be used in this method without special features. 0SD circuit. To make the presentation of 0SD more diverse, direct block transfer and video overlay can be applied to this method. Another method of this method can be completed by using the current hardware architecture, which does not require Add new hard = 2. This figure shows the implementation of direct block transfer in this embodiment. The block of 0 cents includes: 2 and 4. As shown in the second figure, basically, execute 0 Shan interface card 100 packs 42 θ _ 42 display No buffer 20, microcontroller 30. Memory 40, 60; display;: = SD content. The device that displays the daytime display includes a display screen, and does not drive the circuit 5... A memory area in the computer department using a boat 66 thd AA ', 546620 Instruction (5) (SRAM) and slower dynamic random access memory (DRAM). · Each $ memory unit (such as bit dbyte) in = 20 is stored separately and should be stored on a certain display 60. Image point data. The memory area 22 in Figure 2 shows the correspondence between the 0SD data stored in the display buffer 20 and the display screen 6 ° 0: 〇sd day surface 62. The microcontroller 3〇 is According to the enable state of the direct block transfer flag, perform a direct block transfer (bit bi0ck tr ^ sfer bitMt), and write the SD data of the memory 40, 42 into the memory area 2 2 0. Figure 3 shows this In the embodiment, a block diagram of video SD is implemented by video overlay. As shown in FIG. 3, basically, the interface card 100 that executes video SD includes memory 40, 42 display buffer 20, and microcontroller 3. Memory 40, 42 Use ^ to store OSD content. Video overlay register 32 is used to store video overlay. The required display parameters such as window control, color control, and chroma control display screen include display screen 6. 〇 Display drive circuit 50. Display buffer 20 is a memory area 'on display buffer 2 A memory unit (such as byte, byte) 'is divided into t ^ 60 ^ ^ t ^ 24V; Λ does not have a video of buffer 20 overlapping OSD data and ⑽ 2 on the display screen ί zm: ③ΐ. According to the video overlap status, the video overlap is performed. According to the video overlap temporary storage capital, the memory area 24 is set as a video overlap window, and the memory SD card material and the picture data in the memory area 24 are compared. The weighted operation produces med signal, which has the effect of 0sd display image fade in and out, and enters the memory area 24.
0702-6740TWF ; 90P74 ; rilu.ptd 第8頁 5466200702-6740TWF; 90P74; rilu.ptd page 8 546620
第4圖表示本實施例中0SD控制方法之流程圖,亦即在 微控制器30中控制程式的流程圖。在第4圖中,首先,微 控制器30判斷OSD是否在致能狀態(S2〇),如果〇SD是在致 能狀態(S21),則判斷0SD内容是否需要更新(S22),如果 需要則更新OSD内容(S23),否則判斷視訊重疊是否在致能 狀態(S24),如果視訊重疊是致能狀態,則設置直接區塊 搬移旗標(S25),藉由直接區塊搬移,複製記憶體4〇、42 的OSD内容並儲存於顯示緩衝器2〇之中(S26)。如果視訊重 疊不是致能狀態,則設置視訊重疊旗標(s 2 7 ),設置視訊 重疊視窗(S28),設置視訊重疊暫存器(S29),使得視訊重 疊提供OSD(S30)。 如果OSD是在非致能狀態,則判斷是否已經使用視訊 重疊(S31) ’如果已經使用視訊重疊,則消除視訊重疊的 致能狀態(S 3 2 ),消除視訊重疊旗標(§ 3 3 ),如果沒有使用 視訊重疊’則判斷是否使用直接區塊搬移(s 3 4 ),如果已 經使用直接區塊搬移,則復原顯示緩衝器2 〇中直接區塊搬 移所使用暫存單元的畫面顯示資料(S35 ),清除直接區塊 搬移旗標(S36),回復一般晝面顯示操作(§37)。 為了使OSD的顯示更多樣化、更有彈性,可應用更多 不同的一維直接區塊搬移、視訊重疊,例如a 1 p卜a — blended bitblt 'transparent bitblt 、 color keying 等0 本發明雖以一較佳實施例揭露如上,然其並非用以限 定本發明,任何熟習此項技藝者,在不脫離本發明之精神FIG. 4 shows a flowchart of the OSD control method in this embodiment, that is, a flowchart of a control program in the microcontroller 30. In FIG. 4, first, the microcontroller 30 determines whether the OSD is in an enabled state (S2 0). If the OSD is in an enabled state (S21), it determines whether the content of the 0SD needs to be updated (S22), and if necessary, then Update the OSD content (S23), otherwise judge whether the video overlap is enabled (S24), if the video overlap is enabled, set the direct block transfer flag (S25), and copy the memory by direct block transfer The OSD contents of 40 and 42 are stored in the display buffer 20 (S26). If the video overlay is not enabled, set the video overlay flag (s 2 7), set the video overlay window (S28), and set the video overlay register (S29), so that the video overlay provides OSD (S30). If the OSD is in a non-enabled state, determine whether video overlap has been used (S31) 'If video overlap has been used, remove the enabled state of the video overlap (S 3 2) and eliminate the video overlap flag (§ 3 3) If no video overlay is used, then it is judged whether to use direct block transfer (s 3 4). If direct block transfer has been used, the screen display data of the temporary storage unit used for direct block transfer in display buffer 2 will be restored. (S35), clear the direct block transfer flag (S36), and return to the general day-to-day display operation (§37). In order to make the display of the OSD more diversified and more flexible, more different one-dimensional direct block transfers and video overlays can be applied, such as a 1 pbua — blended bitblt 'transparent bitblt, color keying, etc. 0 Although the present invention The above is disclosed in a preferred embodiment, but it is not intended to limit the present invention. Any person skilled in the art will not depart from the spirit of the present invention.
0702-6740TWF ; 90P74 ; rilu.ptd0702-6740TWF; 90P74; rilu.ptd
546620546620
0702-6740TWF ; 90P74 ; rilu.ptd 第10頁0702-6740TWF; 90P74; rilu.ptd page 10
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW90133442A TW546620B (en) | 2001-12-31 | 2001-12-31 | OSD controlling method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW90133442A TW546620B (en) | 2001-12-31 | 2001-12-31 | OSD controlling method |
Publications (1)
Publication Number | Publication Date |
---|---|
TW546620B true TW546620B (en) | 2003-08-11 |
Family
ID=29729526
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW90133442A TW546620B (en) | 2001-12-31 | 2001-12-31 | OSD controlling method |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW546620B (en) |
-
2001
- 2001-12-31 TW TW90133442A patent/TW546620B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9117393B2 (en) | Color display device and method | |
JPH0863135A (en) | Information processing device | |
US6831661B1 (en) | Projection display apparatus, display method for same and image display apparatus | |
JPH1079898A (en) | Osd display circuit | |
TW546620B (en) | OSD controlling method | |
JPH02297587A (en) | Screen display device | |
US20030169372A1 (en) | OSD control method | |
US20070200868A1 (en) | Image synthesizing device | |
JP4921642B2 (en) | Information processing apparatus and display control method | |
TW550956B (en) | Digital video-processing unit | |
JP2007011035A (en) | Computer and image display method | |
JP2001136412A (en) | Gamma correction circuit for a plurality of video display devices | |
JPH09101764A (en) | Driving method for matrix type video display device | |
JP4349927B2 (en) | Display device | |
JP3297475B2 (en) | Display control device and method | |
CN100357877C (en) | Screen display control method | |
KR101545292B1 (en) | On screen display generator and method thereof | |
JPH0772824A (en) | Image display device | |
JP3031308B2 (en) | On-screen display | |
JP2005201997A (en) | Display device | |
JP2003271120A (en) | Method and device for displaying image | |
JP3379723B2 (en) | Display screen superimposition control device | |
JPS61203487A (en) | Image memory control system | |
JPH09130710A (en) | Liquid crystal display video signal generator | |
JPH01143580A (en) | Teletext receiver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |