TW494489B - Extrusion-free wet cleaning process for copper-dual damascene structures - Google Patents

Extrusion-free wet cleaning process for copper-dual damascene structures Download PDF

Info

Publication number
TW494489B
TW494489B TW90117746A TW90117746A TW494489B TW 494489 B TW494489 B TW 494489B TW 90117746 A TW90117746 A TW 90117746A TW 90117746 A TW90117746 A TW 90117746A TW 494489 B TW494489 B TW 494489B
Authority
TW
Taiwan
Prior art keywords
copper
layer
patent application
metal wire
item
Prior art date
Application number
TW90117746A
Other languages
Chinese (zh)
Inventor
Chih-Ning Wu
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW90117746A priority Critical patent/TW494489B/en
Application granted granted Critical
Publication of TW494489B publication Critical patent/TW494489B/en

Links

Abstract

An extrusion-free wet cleaning process for post-etch Cu-dual damascene structures is developed. The process includes the following steps: (1) providing a wafer having a silicon substrate and at least one post-etch Cu-dual damascene structure, the post-etch Cu-dual damascene structure having a via structure exposing a portion of a Cu wiring line electrically connected with an N+ diffusion region of the silicon substrate, and a trench structure formed on the via structure; (2) applying a diluted H202 solution on the wafer to slightly oxidize the surface of the exposed Cu wiring line; (3) washing away cupric oxide generated in the oxidation step by means of an acidic cupric oxide cleaning solution containing diluted HF, NH4F or NH20H; and (4) providing means for preventing Cu reduction reactions on the Cu wiring line.

Description

494489 五、發明說明(1) 發明之領域 本發明係關於一種改良之濕式銅製程清洗方法,尤指 一種兩階段(t w 〇 - s t e p )濕式清洗方法,結合一突起物抑制 手段(extrusion inhibition step),尤其針對銅-低介電 常數(1 ow-k)介電層之製程系統。此兩階段濕式清洗方法 包含有一溫和的氧化步驟,以及隨後之氧化物蝕刻步驟。 本發明方法能夠有效抑制由於清洗溶劑中存在有大®銅離 子而產生的突起物現象。 ^ 背景說明 在積體電路發展的初期,鋁金屬配合二氧化矽介電材 料一直是業界在進行金屬内連結(interconnect)設計時所 採用的標準材料。這樣的材料組合由於具有成熟的蝕刻技 術支援,因此一直受到歡迎。然而,近年來隨著製程線寬 的縮小’積體電路技術進化到深次微米(d e e p sub-micron)世代,加上產品的速度要求等現實因素,傳 統的I呂/二氧化石夕内連結系統(A 1 / S i 0 2 i n t e r c ο η n e c t s y s t e m )已顯然不再符合新的製程要求與產品規範。取而 代之的,是近幾年蓬勃發展的銅製程技術配合低介電常數 材料作為金屬之間的絕緣層。 由於銅金屬具有較铭金屬低約4 0 %的電阻率,而低介494489 V. Description of the invention (1) Field of the invention The present invention relates to an improved wet copper cleaning method, especially a two-stage (tw 〇- step) wet cleaning method, combined with an extrusion inhibition method. step), especially for copper-low dielectric constant (1 ow-k) dielectric layer process systems. This two-stage wet cleaning method includes a mild oxidation step and a subsequent oxide etching step. The method of the present invention can effectively suppress the phenomenon of protrusions caused by the presence of large copper ions in the cleaning solvent. ^ Background note In the early days of the development of integrated circuits, aluminum metal and silicon dioxide dielectric materials have been the standard materials used in the industry in the design of metal interconnects. This combination of materials has always been welcomed because of its proven etching technology. However, in recent years, with the shrinking of the process line width, the integrated circuit technology has evolved to the deep sub-micron generation, coupled with the realistic factors such as the speed requirements of the product, the traditional ILu / Stone dioxide is connected intraday. The system (A 1 / S i 0 2 interc ο η nectsystem) has clearly no longer met the new process requirements and product specifications. In its place, the copper process technology, which has flourished in recent years, is matched with a low dielectric constant material as an insulating layer between metals. Because copper metal has about 40% lower resistivity than Ming metal,

第5頁 五、發明說明(2) "" " -- 來¥ 4則可降低金屬導線之間的電容效應,總的說Page 5 V. Description of the invention (2) " " "-If ¥ 4 is used, the capacitance effect between the metal wires can be reduced.

d e ^卩可以降低電子訊號傳遞時所產生的R C延遲(R C 介帝a 並、加座品运作效能(P e r f 〇 r m a n c e )。常見的低 二电二數材料例如FLAREtm, SiLKTM以及BCB(—種多孔介 】材1 )。雖然銅製程配合低介電常氣材料具有許多電性 的優勢’然而,也存在有許多製程問題需待解決。首 *入钱刻出雙鑲嵌結構的過程中會伴隨產生一些複雜的有 機孟屬回分子(organometallicpolyniers)附著於雙鑲嵌 結構的$渠以及接觸窗壁上。這些成分未知有機金屬高分 子並不容易利闬乾蝕刻方法去除。此外,在蝕刻雙鑲嵌結 ί籌的過程中’由於銅不具有如鋁金屬一般可以形成氧化保 ^曼膜來避免受到外界環境的侵蝕,因此接觸窗的銅污染問 題也一直是亟待改良之處。 習知在完成雙鑲嵌結構的蝕刻之後,需進行雙鑲嵌結 構的清洗,以有效去除I虫刻過程中的殘留物。其中一種方 法是利用稀釋的含氫氟酸溶液處理。此外,另一種由聯華 電子(United Microelectronics Corp·, UMC)以及馬特森 科技(Mattson Technology Wet Process Division (Exton, Pa.))所研發的方法,利用一兩階段濕式清洗處 理蝕刻過程中的殘留物。此兩階段濕式清洗的第一步是利 用一溫和的3 6 : 1 ( v/v )之稀釋過氧化氫溶液接觸完成蝕刻 之雙鑲嵌結構,同時配合超音波震盪(megasonics i r r a d i a t i ο η )技術。此稀釋過氧化氫溶液中可以另包含有de ^ 卩 can reduce the RC delay caused by the transmission of electronic signals (RC performance and perf rmance). Common low-secondary materials such as FLAREtm, SiLKTM, and BCB (—species Porous media] materials 1). Although the copper process combined with low dielectric constant gas materials have many electrical advantages', however, there are also many process problems to be solved. The first * deposit of money will accompany the process of engraving the dual mosaic structure Some complex organometallic polyniers are attached to the canals of the dual damascene structure and the contact window walls. These components of unknown organometallic polymers are not easy to remove by dry etching. In addition, the double damascene junction is etched. In the process of raising, 'Since copper does not have the same oxide film as aluminum, it can form an oxide film to avoid being attacked by the external environment. Therefore, the copper pollution problem of contact windows has also been an urgent need for improvement. After the structure is etched, a double mosaic structure needs to be cleaned to effectively remove the residue during the engraving process. One method is to use dilute Release of hydrofluoric acid-containing solution treatment. In addition, another method developed by United Microelectronics Corp. (UMC) and Mattson Technology Wet Process Division (Exton, Pa.) Uses a The two-stage wet cleaning process treats the residues in the etching process. The first step of this two-stage wet cleaning is to use a mild 3 6: 1 (v / v) diluted hydrogen peroxide solution to complete the etching of the dual damascene structure. , Combined with the ultrasonic vibration (megasonics irradiati ο η) technology. This diluted hydrogen peroxide solution can additionally contain

494489 五、發明說明(3) 一界面活性劑(surf actant ),或者不包含有任何型式之界 面活性劑亦可。此第一步驟係用來輕微氧化銅導線表面, 並且移除部份的南分子殘留物’以及去除濺鍍到接觸窗壁 上的銅原子。此兩階段濕式清洗的第二步是利用一溫和的 銅乳化物餘刻步驟將銅導線表面的薄氧化層(豆成分為 CuO^及Cu(OH)2)完全剝離去除,同時去除所有的高分子 殘留物。在此弟二步驟中所使用的姓刻液一般包含有H F、 * ΝΗ /或ΝΗ 20Η存在於一酸性環境中。 、 請參―閱圖一,圖一顯示一製作於一矽基底丄〇上之姓別 後雙錶欣結構(post-e~tch dual damascene structιιγθ)30 在完成清洗之後的剖面示意圖。現以前述之兩階段清洗製 程為例,圖一中的鑲欲結構3 0暴露出一部份面積之第一層 銅金屬導線2 2以及2 4,其中第一層金屬導線2 2係透過一鎢 插塞1 6與形成於矽基底1 0中的P接雜區域1 2電連接,第一 層金屬導線2 4係透過一鎢插塞1 8與形成於矽基底1 〇中的n + 摻雜區域1 4電連接。如此一來,由於矽基底1 〇中的p _ n電 位差異,造成在含有離子的清洗溶液中,第一層金屬導線 2 4扮演了陰極的角色,而第一層金屬導線2 2則扮演了一個 陽極的角色。結果是銅氧化物,如Cu ( 0H) 2,在酸性環境 中氧化並且解離出大量的銅離子在清洗溶液中(見圖一中 式1 ),形成銅導線凹陷1 3,接著此銅離子又在扮演陰極之 錢_ 第一層金屬導線2 4表面發生還原反應(見圖一中式2),並 t 且沈積於弟一層金屬導線2 4表面,形成鋼突起物(copper 11 111 11 II· 第7頁 494489 五、發明說明(4) extrusi〇n)15o 由此可知,雖然習知之兩階段銅製程清洗方法能夠有 效去除殘留物,然而卻又產生另一問題,即是銅突起物現 象。這個現象係由於在兩階段清洗製程中的第二步驟中, 溶液中發生氧化還原反應,而與矽基底1 0電連結的第一層 金屬導線2 4則在此氧化還原反應中扮演了陰極(c a t h 〇 d e ) · 的角色。 · 發明概述 《 # 因此,本發明之主要目的在於提供一種改良之雙鑲嵌 結構蝕刻後清洗方法,以解決上述之銅導線上突起物現 象。 依據本發明之較佳實施例,本發明方法包含有下列幾 個主要步驟: (1 ).提供一半導體晶片,其包含有一矽基底以及一蝕刻後 (post-etch)雙鑲嵌結構,該蝕刻後雙鑲嵌結構包含有一 接觸窗(v i a )構造以及一溝渠(t r e n c h )構造形成於該接觸 窗構造之上,其中該接觸窗構造暴露出一部份面積之第一 層銅金屬導線,且該第一層銅金屬導線與一形成於該矽基 底之N摻雜區域電連接; > (2 ).利用一稀釋過氧化氫溶液清洗該半導體晶片,以輕微494489 V. Description of the invention (3) A surfactant (surf actant), or a surfactant which does not contain any type, may be used. This first step is used to slightly oxidize the surface of the copper wire, and to remove a portion of the southern molecular residue 'and to remove copper atoms sputtered onto the contact window wall. The second step of this two-stage wet cleaning is to use a mild copper emulsion post-treatment step to completely strip and remove the thin oxide layer on the surface of the copper wire (the bean components are CuO ^ and Cu (OH) 2), while removing all Polymer residues. The surname solution used in this second step generally contains H F, * ΝΗ, or ΝΗ 20Η in an acidic environment. Please refer to Figure 1. Figure 1 shows a schematic cross-section of a post-e ~ tch dual damascene struct ιθθ30 after cleaning on a silicon substrate 姓 〇. Taking the aforementioned two-stage cleaning process as an example, the mosaic structure 30 in Fig. 1 exposes a part of the area of the first layer of copper metal wires 22 and 24, where the first layer of metal wires 22 is passed through a The tungsten plug 16 is electrically connected to the P-doped region 12 formed in the silicon substrate 10, and the first metal wire 24 is passed through a tungsten plug 18 to the n + doped in the silicon substrate 10. Miscellaneous areas 1 4 are electrically connected. In this way, due to the difference in p_n potential in the silicon substrate 10, in the cleaning solution containing ions, the first metal wire 24 plays the role of a cathode, and the first metal wire 22 plays the role An anode role. The result is a copper oxide, such as Cu (0H) 2, which is oxidized in an acidic environment and dissociates a large amount of copper ions in the cleaning solution (see formula 1 in Figure 1) to form a copper wire depression 1 3. The role of cathode _ The reduction reaction occurs on the surface of the first layer of metal wire 24 (see Figure 2 in Equation 1), and is deposited on the surface of the second layer of metal wire 24, forming a steel protrusion (copper 11 111 11 II · 第 7 Page 494489 V. Description of the invention (4) extrusi〇n) 15o It can be seen that although the conventional two-stage copper process cleaning method can effectively remove the residue, it has another problem, which is the phenomenon of copper protrusions. This phenomenon is due to the redox reaction in the solution in the second step in the two-stage cleaning process, and the first layer of metal wires 24 electrically connected to the silicon substrate 10 plays a cathode in this redox reaction ( cath 〇de) · role. · Summary of the invention "# Therefore, the main object of the present invention is to provide an improved method for cleaning after etching of a dual damascene structure to solve the above-mentioned phenomenon of protrusions on the copper wire. According to a preferred embodiment of the present invention, the method of the present invention includes the following main steps: (1) Provide a semiconductor wafer including a silicon substrate and a post-etch dual damascene structure. The dual damascene structure includes a via structure and a trench structure formed on the contact window structure, wherein the contact window structure exposes a portion of the area of the first layer of copper metal wires, and the first A layer of copper metal wire is electrically connected to an N-doped region formed on the silicon substrate; > (2). Washing the semiconductor wafer with a diluted hydrogen peroxide solution to slightly

第8頁 494489 五、發明說明(5) 乳化該暴露出來之該弟^一層銅金屬表面, (3).利用一銅氧化物清洗溶劑洗去形成於該第一層銅金屬 導線表面上之銅氧化物,其中該銅氧化物清洗溶劑包含有 I1F、NH4F或 NH2OH;以及 (4 ).提供一突起物抑制手段,以抑制發生在該第一層銅金 屬導線表面上之銅還原反應。 依據本發明之目的,該突起物抑制手段係利用一惰性 : 氣體吹除(p u r g i n g )方式,將惰性氣體傳送至該丰導體晶… 片表面’使利用該稀釋過氧化鼠溶液清洗該半導體晶片的 過程中,能夠處於一氧化力較低的環境中。 ^ 依據本發明之目的,該突起物抑制手段係利用在該稀 釋過氧化氫溶液加入一銅腐#抑制劑(C u c 〇 r r 〇 s i ο η inhibitor),例如 b e η ζ ο t r i a ζ ο 1 e (Β Τ A ),以達到抑制發 生在該第一層銅金屬導線表面上之銅突起物形成之功效。 依據本發明之目的,該突起物抑制手段係利用降低稀 釋過氧化氫溶液之過氧化氫濃度至1 0 0 : 1 ( v / v ),以達到抑· 制發生在該第一層銅金屬導線表面上之銅突起物形成之功 效。 依據本發明之目的,該突起物抑制手段係利用降低稀 釋過氧化氫溶液之溫度至低於1 5°C,以達到抑制發生在該Page 8 494489 V. Description of the invention (5) Emulsify the exposed layer of copper metal surface, (3) Wash the copper formed on the surface of the first layer of copper metal wire with a copper oxide cleaning solvent An oxide, wherein the copper oxide cleaning solvent comprises I1F, NH4F or NH2OH; and (4) providing a protrusion suppression means to suppress a copper reduction reaction occurring on the surface of the first copper metal wire. According to the purpose of the present invention, the protrusion suppressing means utilizes an inert gas purging method to deliver an inert gas to the abundance of the conductor crystal. The surface of the wafer is used to clean the semiconductor wafer with the diluted peroxide solution. In the process, it can be in an environment with low oxidation power. ^ According to the purpose of the present invention, the protrusion inhibiting means is to add a copper rot # inhibitor (C uc 〇rr 〇si ο η inhibitor) to the diluted hydrogen peroxide solution, such as be η ζ ο tria ζ ο 1 e (Β Τ A) to achieve the effect of inhibiting the formation of copper protrusions on the surface of the first layer of copper metal wires. According to the purpose of the present invention, the protrusion suppressing means is to reduce the hydrogen peroxide concentration of the diluted hydrogen peroxide solution to 100: 1 (v / v), so as to achieve the suppression of the occurrence of the first copper metal wire. The effect of copper protrusions on the surface. According to the purpose of the present invention, the protrusion inhibiting means is to reduce the temperature of the dilute hydrogen peroxide solution to less than 15 ° C, so as to achieve inhibition in the

第9頁 494489 五、發明說明(6) 第一層銅金屬導線表面上之銅突起物形成之功效。 依據本發明之目的’該突起物抑制手 ^ 銅氧化物清洗溶劑之pH值至7以上,,以、*。丨4 用攸阿硪 該第一層銅金屬導線表面上之銅突起物形成1】之抑功帝^發生在 發明之詳細說明 =下即藉由圖二以及圖三說明本發明方法之詳 容:顯::用來評估本發明一種改良的钮刻後濕式汰 洗效果之雙鑲嵌結構9 0示意圖。此雙鑲嵌处構 '月 的雙鑲嵌製程形成,配合低介電常數;;;層般 一第一層銅金屬導線層92以及94。此處所謂低介$ # == 般係指介電常數(k)小於3之介電材料,其涵蓋範圍包 機介電材料以及無機介電材料,可以利用旋塗法 (spin-on)或化學氣相沈積(chemical vapor土dep〇siti〇 CVD)技術形成。其中無機類低介電常數材料包括有摻 氧物(doped oxide):氟原子摻雜(F-doped)稱為氟;^玻璃 (fluorinated silicon glass, FSG);氫原子摻雜 doped)稱為HSQ;碳氫摻雜(C and H doped)稱為 MSQ(methyl silsesquioxane)、黑鑽石(black diamond) 材料、Coral以及多孔矽玻璃(p0r0Us si 1 ica)等等。而有 機低介電常數材料則包含有不定形氟碳高分子(am〇rph〇us fluorocarbon polymers)、聚 Si 亞胺系高分子Page 9 494489 V. Description of the invention (6) The effect of the formation of copper protrusions on the surface of the first layer of copper metal wire. According to the object of the present invention, the protrusion suppresses the pH of the copper oxide cleaning solvent to 7 or more, and, *.丨 4 Use the copper protrusions on the surface of the first layer of copper metal wire to form 1] the emperor suppressor ^ Occurred in the detailed description of the invention = the following describes the details of the method of the present invention by using Figures 2 and 3 : Significant :: A schematic diagram of the double mosaic structure 9 0 used to evaluate the effect of an improved button-down wet depuration effect of the present invention. The dual damascene structure is formed by a dual damascene process, with a low dielectric constant; the first layer of copper metal wire layers 92 and 94 is generally the same. The so-called low dielectric $ # == generally refers to dielectric materials with a dielectric constant (k) of less than 3, which covers charter dielectric materials and inorganic dielectric materials, which can be spin-on or chemical Vapor deposition (chemical vapor dep siti CVD) technology is formed. Among them, inorganic low-dielectric constant materials include doped oxide: fluorine atom doped (F-doped) is called fluorine; fluorinated silicon glass (FSG); hydrogen atom doped is called HSQ Hydrocarbon doping (C and H doped) is called MSQ (methyl silsesquioxane), black diamond (black diamond) material, Coral and porous silica glass (p0r0Us si 1 ica) and so on. Organic low-dielectric constant materials include amorphous fluorocarbon polymers (am〇rph〇us fluorocarbon polymers) and poly Si imine polymers.

第10頁 494489 五、發明說明(7) (fluorinated po:lyimide)、鐵氟龍(PTFE)、 poly(arylene ether)' benzocyclobutene、 SilkT^& FLAREn等等。 如圖二所示,雙鑲嵌結構9 〇的特歡在於氮化矽蝕刻停 止層8 2的應用,以及用來定義低介電常數材料層7 2圖幸 氧化矽遮罩84。每一雙鑲嵌結構包括有一溝渠二及:桩 ®形成於/冓渠之下。接觸窗暴露出一部份面積之 一 屬導線92以及94。在完成雙鑲嵌結構的蝕刻之U ^ ' 以及溝渠側壁會殘留可能含有C、〇、s i、(:_ |觸1^ ' 之金屬高分子殘留物,需以濕式方式清洗。2夂疋 '成分 習知力A >可洗之問題在於與石夕基底㈤令的灸一斤这以 · 由鎢插塞68電連接之第一銅金屬導線94,合1雜适域64經 發現銅導線突起現象。另一方面,第一鋼^ $洗製程後 於經由鎢插塞66電連接矽基底60中的p摻^屬導線92則由 清洗製程中扮演類似陽極的角色。 τ區域6 2,而在 此外’在姓刻接觸窗的過程中,需要 C Η丨〆A r / 0 Α乾钱刻氣體,以移除接觸窗广a用含有 bottom)的氮化矽蝕刻停止層82。如此_來氏部(via (charge)谷易累積(accumuiate )在經過麵 ,&成電荷 部位置,使後續進行之濕式清洗程序,在二,的接觸窗底 加速銅導線的氧化還原反應,形成一導 、性環境下, 象。 、w凹陷〜突起現 二 494489 五、發明說明(8) 為了解決由於還原反應造成的銅導線突起問題,本發 明方法提供一突起物抑制手段,以抑制可能發生在第一層 銅金屬導線9 4表面上之銅還原反應。改良之兩階段濕式銅 製程清洗方法包含有下列幾個主要步驟: (1 )氧化步驟; (2 )銅氧化物蝕刻步驟;以及’ (3)突起物抑制手段。 ^ 其中,氧化步驟是利用一溫和的稀釋過氧化氫溶液清洗完 : 成蝕刻之雙鑲嵌結構,可以同時配合超音波震盪 (megasonics irradiation )技術。此稀釋過氧化氫溶液中 j 可以另包含有一界面活性劑(s u r f a c t a n t),或者不包含有 任何型式之界面活性劑亦可。銅氧化物蝕刻步驟是利用一 溫和的銅氧化物蝕刻步驟將銅導線表面的薄氧化層(其成 分為CuO#及Cu(0H)2)完全剝離去除,同時去除所有的向 分子殘留物。在此步驟中所使用的蝕刻液一般包含有H.F、 NH4F、ΜΑΗ或稀釋的HF/HC1。本發明方法之突起物抑制手 段可針對氧化步驟進行,或者可針對銅氧化物蝕刻步驟進 行,或者同時針對氧化步驟以及銅氧化物蝕刻步驟進行。 突起物抑制手段的主要目的在於防止銅金屬經由還原反應 累積在第一銅金屬導線9 4表面。 〇 請參閱圖三,圖三為一流程示意圖顯示本發明方法之 突起物抑制手段。如圖三所示,在本發明之較佳實施例Page 10 494489 V. Description of the invention (7) (fluorinated po: lyimide), Teflon (PTFE), poly (arylene ether) 'benzocyclobutene, SilkT ^ & FLAREn, etc. As shown in FIG. 2, the special feature of the dual damascene structure 90 is the application of the silicon nitride etch stop layer 82 and the silicon oxide mask 84 used to define the low dielectric constant material layer 72. Each double-inlaid structure includes a ditch and a pile: formed under the ditch. The contact window exposes a portion of the area of the wires 92 and 94. After finishing the etching of the dual damascene structure, U ^ 'and the trench sidewalls will leave metal polymer residues that may contain C, 〇, si, (: _ | touch 1 ^', need to be cleaned in a wet manner. 2 夂 疋 ' Ingredients A > The problem with washability is that a pound of moxibustion is ordered with Shi Xi's base. This is the first copper metal wire 94 electrically connected by a tungsten plug 68, and a heterozygous area 64. The copper wire protrusion was found. On the other hand, the p-doped metal wire 92 in the silicon substrate 60 that is electrically connected to the silicon substrate 60 via the tungsten plug 66 after the first steel washing process plays an anode-like role in the cleaning process. Τ area 62, and In addition, in the process of engraving the contact window, C Η 〆 rA r / 0 Α is required to dry the engraving gas to remove the contact window and the silicon nitride etching stop layer 82 containing a bottom). In this way, the via (charge) valley accumuiate is on the passing surface and the position of the charge forming portion, so that the subsequent wet cleaning process is performed, and the redox reaction of the copper wire is accelerated at the bottom of the contact window of the second. In order to form a conductive and sexual environment, the phenomenon of w depression ~ protrusion is now 494489. V. Description of the invention (8) In order to solve the problem of the copper wire protrusion caused by the reduction reaction, the method of the present invention provides a protrusion suppression method to suppress A copper reduction reaction may occur on the surface of the first layer of copper metal wire 94. The improved two-stage wet copper process cleaning method includes the following main steps: (1) an oxidation step; (2) a copper oxide etching step ; And (3) Means for suppressing protrusions. ^ Among them, the oxidation step is cleaned with a mildly diluted hydrogen peroxide solution: forming an etched double-mosaic structure, which can be combined with megasonics irradiation technology. This dilution In the hydrogen peroxide solution, j may further include a surfactant, or it may not include any type of surfactant. The copper oxide etching step is to use a mild copper oxide etching step to completely strip and remove the thin oxide layer (its components are CuO # and Cu (0H) 2) on the surface of the copper wire, while removing all the molecular residues. The etching solution used in this step generally contains HF, NH4F, MAH or diluted HF / HC1. The protrusion suppression method of the method of the present invention can be performed for the oxidation step, or can be performed for the copper oxide etching step, or both. The oxidation step and the copper oxide etching step are performed. The main purpose of the protrusion suppression method is to prevent copper metal from accumulating on the surface of the first copper metal wire 94 through a reduction reaction. 〇 Please refer to FIG. 3, which is a schematic flow chart showing the present invention Method for inhibiting protrusions. As shown in FIG. 3, in a preferred embodiment of the present invention

第12頁 494489 五、發明說明(9) 中,針對氧化步驟進行之突起物抑制手段有四種選擇,這 四種選擇可以單獨使用,或者亦可以合併使用。針對銅氧 化物蝕刻步驟進行之突起物抑制手段有一種,可以搭配針 對氧化步驟進行之四種突起物抑制手段同時進行。其中針 對氧化步驟進行之四種突起物抑制手段包括有:(1)利用 一惰性氣體吹除(p u r g i n g )方式,將惰性氣體傳送至該半 導體晶片表面’使利用該稀釋過乳化鼠溶液清洗該半導體 晶片的過程中,能夠處於一氧化力較低的環境中;(2 )在 稀釋過氧化氫溶液加入一銅腐#抑制劑(Cu cor ros i on i n h ί b i t 〇 r ),例如 b e n z 〇 t r i a z 〇 1 e ( B T A ) ; ( 3 )降低稀釋 過氧化氫溶液之過氧化氫濃度至1 0 0 : 1 ( v / v )以下;以及 (4 )降低稀釋過氧化氫溶液之溫度至低於1 。針對銅氧 化物蝕刻步驟進行之突起物抑制手段則是利用提高該銅氧 化物清洗溶劑之pH值至7以上,以達到抑制發生在該第一 層銅金屬導線表面上之銅還原反應之功效。 相較於習知銅製程濕式清洗技術,本發明方法利用一 突起物抑制手段來抑制解離之銅離子經由還原反應累積在 第一銅金屬導線9 4表面,因此能夠有效防止銅突起物的發 生,同時又能夠乾淨清洗蝕刻後雙鑲嵌結構,提高產品的 可靠度。 以上所述僅為本發明之較佳實施例,凡依本發明申請 專利範圍所做之均等變化與修飾,皆應屬本發明專利之涵Page 12 494489 5. In the description of the invention (9), there are four options for the protrusion suppression method for the oxidation step. These four options can be used alone or in combination. There is one protrusion suppression method for the copper oxide etching step, which can be performed simultaneously with four kinds of protrusion suppression methods for the oxidation step. The four protrusion suppression methods for the oxidation step include: (1) using an inert gas purging method to send an inert gas to the surface of the semiconductor wafer, so that the semiconductor is cleaned by using the diluted superemulsified rat solution In the process of the wafer, it can be in an environment with low oxidizing power; (2) adding a copper rot #inhibitor (Cu cor ros i on inh bit 〇r) in diluted hydrogen peroxide solution, such as benz 〇triaz 〇 1 e (BTA); (3) reduce the hydrogen peroxide concentration of the diluted hydrogen peroxide solution to below 100: 1 (v / v); and (4) reduce the temperature of the diluted hydrogen peroxide solution to below 1. The protrusion suppression method for the copper oxide etching step is to increase the pH value of the copper oxide cleaning solvent to above 7 to achieve the effect of suppressing the copper reduction reaction on the surface of the first copper metal wire. Compared with the conventional copper wet cleaning technology, the method of the present invention utilizes a protrusion suppression method to inhibit dissociated copper ions from accumulating on the surface of the first copper metal wire 94 through a reduction reaction, thereby effectively preventing the occurrence of copper protrusions. At the same time, the double-mosaic structure after etching can be cleaned and cleaned to improve the reliability of the product. The above description is only a preferred embodiment of the present invention. Any equal changes and modifications made in accordance with the scope of the patent application for the present invention should be covered by the present invention patent.

第13頁 494489Page 13 494489

第14頁 494489 圖式簡單說明 圖示之簡單說明 圖一為剖面示意圖顯示一經過習知方法清洗之雙鑲嵌 結構。 圖二為剖面示意圖顯示一用來評佶本發明方法之雙鑲 嵌結構。 圖三為流程示意圖顯示本發明方法之突起物抑制手 段。 圖示之符號說明 二 illiPage 14 494489 Simple illustration of the diagram Simple illustration of the diagram Figure 1 is a schematic cross-section showing a double mosaic structure cleaned by conventional methods. Fig. 2 is a schematic cross-sectional view showing a double-embedded structure for evaluating the method of the present invention. Fig. 3 is a schematic flow chart showing the protrusion restraining means of the method of the present invention. Explanation of Symbols

10 矽 基 底 12 P摻 雜 1品 N ’、 域 13 導 線 凹 陷 14 N摻 雜 區 域 15 銅 突 起 物 16、18 鶴插 塞 11、 24 第 一 層 銅 金 屬 導 線 30 雙鑲 嵌 結 構 60 矽 基 底 62 P摻 雜 區 域 64 摻 雜 域 6 6 λ 68 鎢 插 塞 72 低 介 電 常 數 材 料 層 82 氮 化 矽 1虫 刻 停 止 層 84 氧化 矽 遮 :罩 90 雙 鑲 後 結 構 92 ^ 94 第 一 層 銅 金 屬 導 線 第15頁10 Silicon substrate 12 P doped 1 N ′, domain 13 Wire recess 14 N doped region 15 Copper protrusions 16, 18 Crane plug 11, 24 First layer of copper metal wire 30 Double damascene structure 60 Silicon substrate 62 P doped Miscellaneous region 64 Doped domain 6 6 λ 68 Tungsten plug 72 Low-dielectric constant material layer 82 Silicon nitride 1 Insect stop layer 84 Silicon oxide mask: Cover 90 Double damascene structure 92 ^ 94 15 pages

Claims (1)

494489 六、申請專利範圍 1 . 一種無突起物形成(e X t r u s i ο η - f r e e )之濕式清洗方 法,用於一钱刻後(p o s t - e t c h )之銅-雙鑲敌結構的清洗, 該方法包含有下列步驟: 提供一半導體晶片,其包含有一矽基底以及一蝕刻後 雙鑲嵌結構,該蝕刻後雙鑲嵌結構包含有一接觸窗(v i a) 構造以及一溝渠(trench)構造形成於該接觸窗構造之上, 其中該接觸窗構造暴露出一部份面積之第一層銅金屬導 線,且該第一層銅金屬導線與一形成於該矽基底之N摻雜 區域電連接, 利用一稀釋過氧化氫溶液清洗該半導體晶片,以輕_微 氧化該暴露出來之該第一層銅金屬表面; 利用一銅氧化物清洗溶劑洗去形成於該第一層銅金屬 導線表面上之銅氧化物,其中該銅氧化物清洗溶劑包含有 HF、NH4F或 NH20H ;以及 提供一突起物抑制手段,以抑制發生在該第一層銅金 屬導線表面上之銅還原反應。 2. 如申請專利範圍第1項之方法,其中該第一層銅金屬 導線與該矽基底之一 N摻雜區域電連接,而在銅氧化物清 洗溶劑中具有類似陰極之作用。 3. 如申請專利範圍第1項之方法,其中抑制發生在該第 一層銅金屬導線表面上之銅還原反應的方法係在以該稀釋 過氧化氫溶液清洗該半導體晶片的過程中,利用惰性氣體494489 VI. Application Patent Scope 1. A wet cleaning method with no protrusion formation (e X trusi ο η-free), used for cleaning copper-dual inlaid enemy structure after one etch, the The method includes the following steps: Provide a semiconductor wafer including a silicon substrate and a etched dual damascene structure. The etched dual damascene structure includes a via structure and a trench structure formed on the contact window. On the structure, the contact window structure exposes a part of the area of the first layer of copper metal wire, and the first layer of copper metal wire is electrically connected to an N-doped region formed on the silicon substrate, and a dilution process is used. A hydrogen oxide solution is used to clean the semiconductor wafer to lightly and slightly oxidize the exposed surface of the first layer of copper metal; and use a copper oxide cleaning solvent to wash away the copper oxide formed on the surface of the first layer of copper metal wire, Wherein the copper oxide cleaning solvent contains HF, NH4F or NH20H; and a protrusion suppression means is provided to suppress the occurrence of the first copper metal wire The reduction reaction of the copper surface. 2. The method according to item 1 of the patent application, wherein the first layer of copper metal wire is electrically connected to an N-doped region of the silicon substrate, and has a cathode-like function in a copper oxide cleaning solvent. 3. The method according to item 1 of the scope of patent application, wherein the method of inhibiting the copper reduction reaction occurring on the surface of the first layer of copper metal wire is to use inertness in the process of cleaning the semiconductor wafer with the diluted hydrogen peroxide solution. gas 第16頁 494489 六、申請專利範圍 吹除該半導體晶片表面,以降低該稀釋過氧化氫溶液之氧 化力。 4. 如申請專利範圍第1項之方法,其中抑制發生在該第 一層銅金屬導線表面上之銅還原反應的方法係利用一銅腐 I虫抑制劑添加於該稀釋過氧化氫溶液中。 5. 如申請專利範圍第4項之方法,其中該銅腐蝕抑制劑 包含有 benzotriazo1e (BTA)。 6. 如申請專利範圍第1項之方法,其中抑制發生在該第 一層銅金屬導線表面上之銅還原反應的方法係降低稀釋過 氧化氫溶液之過氧化氫濃度至1 0 0 : 1 ( V / V )以下。 7. 如申請專利範圍第1項之方法,其中抑制發生在該第 一層銅金屬導線表面上之銅還原反應的方法係降低稀釋過 氧化氫溶液之溫度至低於1 5°C。 8. 如申請專利範圍第1項之方法,其中抑制發生在該第 一層銅金屬導線表面上之銅還原反應的方法係提高該銅氧 化物清洗溶劑之pH值至7以上。 9. 一種用於銅製程之濕式清洗方法,包含有: 一氧化步驟;Page 16 494489 6. Scope of patent application Blowing off the surface of the semiconductor wafer to reduce the oxidizing power of the diluted hydrogen peroxide solution. 4. The method according to item 1 of the scope of patent application, wherein the method of inhibiting the copper reduction reaction occurring on the surface of the first layer of copper metal wire is to add a copper rot I insect inhibitor to the diluted hydrogen peroxide solution. 5. The method according to item 4 of the patent application, wherein the copper corrosion inhibitor comprises benzotriazo1e (BTA). 6. The method according to item 1 of the scope of patent application, wherein the method of inhibiting the copper reduction reaction occurring on the surface of the first layer of copper metal wire is to reduce the hydrogen peroxide concentration of the diluted hydrogen peroxide solution to 100: 1 ( V / V) or less. 7. The method according to item 1 of the scope of patent application, wherein the method of inhibiting the copper reduction reaction occurring on the surface of the first layer of copper metal wire is to lower the temperature of the diluted hydrogen peroxide solution to less than 15 ° C. 8. The method according to item 1 of the scope of patent application, wherein the method of inhibiting the copper reduction reaction occurring on the surface of the first layer of copper metal wire is to raise the pH of the copper oxide cleaning solvent to 7 or more. 9. A wet cleaning method for a copper process, comprising: an oxidation step; 第17頁 494489 六、申請專利範圍 一銅氧化物蝕刻步驟,利用一銅氧化物清洗溶液將該 氧化步驟中產生之銅氧化物洗去;以及 至少一突起物抑制手段,以抑制發生在一第一層銅金 屬導線表面上之銅還原反應。 1 0.如申請專利範圍第9項之方法,其中該氧化步驟係用 來輕微氧化該第一層銅金屬導線表面,且該氧化步驟包含 有一稀釋過氧化氫溶液的使用。 I 1 1.如申請專利範圍第9項之方法,其中該銅氧化物清洗 溶液包含有HF、NH4F、NH2OH或稀釋的HF/HC卜 1 2.如申請專利範圍第9項之方法,其中該銅氧化物係為 Cu〇烕 Cu(OH)2。 第 該 中。 其域 ,區 法雜 摻 N 項的 ο 1中 第底 圍基 範碎 利一 專接 請連 申電 如係 .線 3 1導 屬 金 銅 層 1 4.如申請專利範圍第9項之方法,其中抑制發生在該第 一層銅金屬導線表面上之銅還原反應的方法係在該氧化步 驟中,利用惰性氣體吹除,以降低該稀釋過氧化氫溶液之 氧化力。 1 5.如申請專利範圍第9項之方法,其中抑制發生在該第Page 17 494489 6. The scope of the patent application is a copper oxide etching step, using a copper oxide cleaning solution to wash away the copper oxide generated in the oxidation step; and at least one protrusion suppression means to suppress the occurrence of Copper reduction on the surface of a layer of copper metal wire. 10. The method of claim 9 in the scope of patent application, wherein the oxidation step is used to slightly oxidize the surface of the first layer of copper metal wire, and the oxidation step includes the use of a diluted hydrogen peroxide solution. I 1 1. The method according to item 9 of the patent application, wherein the copper oxide cleaning solution contains HF, NH4F, NH2OH, or diluted HF / HC. 1 2. The method according to item 9 of the patent application, wherein The copper oxide system is CuOCu (OH) 2. Article the. The domain and area are mixed with N items. The 1st base base Fan Fanli is a special one. Please apply for the power line. Line 3 1 is a gold-copper layer 1 4. If the method of item 9 of the scope of patent application, The method for inhibiting the copper reduction reaction occurring on the surface of the first layer of copper metal wire is to blow off with an inert gas in the oxidation step to reduce the oxidizing power of the diluted hydrogen peroxide solution. 1 5. The method according to item 9 of the scope of patent application, wherein the inhibition occurs in the item 第18頁 494489 六、申請專利範圍 一層銅金屬導線表面上之銅還原反應的方法係利用一銅腐 I虫抑制劑添加於該稀釋過氧化氫溶液中。 1 6 .如申請專利範圍第1 5項之方法,其中該銅腐蝕抑制劑 包含有 benz〇triazο 1e (BTA )。 _ 1 7.如申請專利範圍第9項之方法,其中抑制發生在該第 ’ 一層銅金屬導線表面上之銅還原反應的方法係降低稀釋過、丨^ 氧化氫溶液之過氧化氫濃度至1 0 0 : 1 ( v/v )以下。 ,: 1 8.如申請專利範圍第9項之方法,其中抑制發生在該第 一層銅金屬導線表面上之銅還原反應的方法係降低稀釋過 氧化氫溶液之溫度至低於1 5°C。 1 9.如申請專利範圍第9項之方法,其中抑制發生在該第 一層銅金屬導線表面上之銅還原反應的方法係提高該銅氧 化物清洗溶劑之pH值至7以上。Page 18 494489 VI. Scope of patent application The method for reducing copper on the surface of a layer of copper metal wire is to add a copper rot I insect inhibitor to the diluted hydrogen peroxide solution. 16. The method of claim 15 in the scope of patent application, wherein the copper corrosion inhibitor comprises benzotatriaz 1e (BTA). _ 1 7. The method according to item 9 of the scope of patent application, wherein the method of inhibiting the copper reduction reaction occurring on the surface of the first layer of copper metal wire is to reduce the hydrogen peroxide concentration of the diluted, hydrogen oxide solution to 1 0 0: 1 (v / v) or less. : 1 8. The method according to item 9 of the scope of patent application, wherein the method of inhibiting the copper reduction reaction occurring on the surface of the first layer of copper metal wire is to lower the temperature of the diluted hydrogen peroxide solution to less than 15 ° C . 19. The method according to item 9 of the scope of patent application, wherein the method of inhibiting the copper reduction reaction occurring on the surface of the first layer of copper metal wire is to raise the pH of the copper oxide cleaning solvent to 7 or more.
TW90117746A 2001-07-20 2001-07-20 Extrusion-free wet cleaning process for copper-dual damascene structures TW494489B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW90117746A TW494489B (en) 2001-07-20 2001-07-20 Extrusion-free wet cleaning process for copper-dual damascene structures

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW90117746A TW494489B (en) 2001-07-20 2001-07-20 Extrusion-free wet cleaning process for copper-dual damascene structures

Publications (1)

Publication Number Publication Date
TW494489B true TW494489B (en) 2002-07-11

Family

ID=21678810

Family Applications (1)

Application Number Title Priority Date Filing Date
TW90117746A TW494489B (en) 2001-07-20 2001-07-20 Extrusion-free wet cleaning process for copper-dual damascene structures

Country Status (1)

Country Link
TW (1) TW494489B (en)

Similar Documents

Publication Publication Date Title
KR101082993B1 (en) Separation-material composition for photo-resist and manufacturing methods of semiconductor device
TWI516586B (en) Cleaning liquid composition, cleaning method for semiconductor element, and manufacturing method of semiconductor element
US7232768B2 (en) Hydrogen plasma photoresist strip and polymeric residue cleanup process for low dielectric constant materials
KR100795364B1 (en) Composition for cleaning a semiconductor substrate, method of cleaning and method for manufacturing a conductive structure using the same
CN101599445B (en) Forming method of welding pad structure
US6967173B2 (en) Hydrogen plasma photoresist strip and polymeric residue cleanup processs for low dielectric constant materials
US7122484B2 (en) Process for removing organic materials during formation of a metal interconnect
US6797627B1 (en) Dry-wet-dry solvent-free process after stop layer etch in dual damascene process
US20020165107A1 (en) Cleaning composition useful in semiconductor integrated circuit fabrication
US6794292B2 (en) Extrusion-free wet cleaning process for copper-dual damascene structures
JP2005347587A (en) Cleaning liquid composition after dry etching, and manufacturing method of semiconductor device
US6267122B1 (en) Semiconductor cleaning solution and method
EP1894233B1 (en) Prevention of copper delamination in semiconductor device
CN101764081B (en) Method for manufacturing connecting hole
US20050101125A1 (en) Damage-free resist removal process for ultra-low-k processing
JP4523351B2 (en) Manufacturing method of semiconductor device
TW494489B (en) Extrusion-free wet cleaning process for copper-dual damascene structures
JP3688650B2 (en) Manufacturing method of electronic device
JP2004363447A (en) Semiconductor device and method of manufacturing the same
JP3298628B2 (en) Method for manufacturing semiconductor device
WO2008090418A1 (en) Liquid cleaning composition and method for cleaning semiconductor devices
KR101068126B1 (en) Method of forming a matal line in a semiconductor device
KR20090061354A (en) Cleaning solution for removing impurity and method of cleaning substrate and method of manufacturing semiconductor device using the same
JP2009031791A (en) Separation-material composition for resist and manufacturing method of semiconductor device
KR19990057945A (en) Metal wiring process of semiconductor device using physical vapor deposition

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MK4A Expiration of patent term of an invention patent