TW486800B - Semiconductor device and method of producing the same, lead frame and method of producing the same - Google Patents

Semiconductor device and method of producing the same, lead frame and method of producing the same Download PDF

Info

Publication number
TW486800B
TW486800B TW089118964A TW89118964A TW486800B TW 486800 B TW486800 B TW 486800B TW 089118964 A TW089118964 A TW 089118964A TW 89118964 A TW89118964 A TW 89118964A TW 486800 B TW486800 B TW 486800B
Authority
TW
Taiwan
Prior art keywords
layer
lead frame
oxidation treatment
radiator plate
treatment layer
Prior art date
Application number
TW089118964A
Other languages
Chinese (zh)
Inventor
Takahiro Yurino
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of TW486800B publication Critical patent/TW486800B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

A semiconductor device includes a radiator plate made of Cu or a Cu-alloy and having a surface provided with a black oxidation process layer, a chip fixed at a predetermined position on the radiator plate, a plurality of internal terminals provided on the radiator plate and electrically connected to the chip, an encapsulating resin encapsulating the radiator plate, the chip and the internal terminals, and a Cu2O layer provided between the surface of the radiator plate and the black oxidation process layer.

Description

486800486800

五、發明說明(1 ) 發明背景 本申吻案睛求在曰本專利局中申請曰為2〇〇〇年1月24 日之日本專利中請案第2_-〇15108號之利益,其揭露内 容被合併於此作為參考。 1·發明領域 本發明一般關於半導體元件及其製造方法,引線框及 其製造方法,並且更特別相關於一種具有由銅(Cu)製成之 引線框並被樹脂包封之半導體元件以及製造此類半導體元 件之方法’並且更特別相關於由Cu製成之引線框以及製 造此類引線框之方法。 在經樹脂包封之半導體元件中,由於一被樹脂包封之 1C晶片的改善性能而造成對於樹脂封裝體之較低的熱抗阻 具有增加之需求。此外,當使用無鉛焊料來安裝IC封裝體 時,於安裝之時相對於經增加之回流時間有改善熱抗阻之 需求。 因此,各種半導體元件已計晝使用由具有令人滿意之 熱釋放特性的Cu所製成之引線框來製造。 (請先閱讀背面之注意事項再填寫本頁) 訂--------- 經濟部智慧財產局員工消費合作社印製 2.相關技藝說明 在使用由Cii所製成之引線框的1C封裝體或是為了改 善從1C晶片上之熱釋放的目的而在晶片的後部表面上設置 有一 Cu放射體板之1C封裝體中,由一氧化銅(CuO)所製成 之鬚狀晶體在個別的基底材料表面上被形成,以便改善相 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 4 經 濟 部 智 慧 財 產 局- 員 工 消 費 合 社 印 製 486800 A7 ____K;__ 五、發明說明(2 ) 對於引線框與放射體板之包封樹脂的黏著性。 該鬚狀晶體層在放射體板表面上被形成,例如,藉由 在一鹼性溶液管中使放射體板遭受一浸潰程序。此浸潰程 序一般稱為黑氧化處理。 因為引線框與放射板之表面似晶狀’因此這些諸如引 線框與放射板之基底材料會相對於包封樹脂進行黏著。 然而,本發明人最新發現下列問題會發生在包封樹脂 t 被形成之後熱被施加至封裝體上之時。 第1A至1D圖為用以說明最新發現問題之橫截面圖。 首先,如第1A圖所示,由Cu所製成之引線框21的表 面在一鹼性溶液管中遭受到一浸潰程序,以便形成一在引 線框21之表面上由鬚狀晶體製成之黑氧化處理層22。 接下來,如第1B圖所示,包括一晶片之引線框21被 一樹脂包封,使得包封樹脂層25在引線框21之黑氧化處理 層22上被形成。其後,諸如固化樹脂與成形引線之程序被 _ 進行,以便完成一 1C封裝體。 當固化樹脂時,一反應會在由CuO所製成之黑氧化處 理層22與由Cu製成之引線框21之間發生,如第2C圖所示。 因此’由於去氧作用造成二氧化銅(Cu〇2)層26在黑氧化處 理層22的側邊上被形成,而由於氧化作用造成二氧化銅 (Cu〇2)層27在引線框21的側邊上被形成。 比較由於氧化作用所形成之Cu02層27,由於去氧作 用所形成之Cu〇2層26並不緻密且易碎。為此原因,在包 封樹脂25與引線框21之間的黏著性會大大地降低。 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) I I · I I I l·---^ ·11111111 (請先閱讀背面之注意事項再填寫本頁) 486800 五、發明說明( 接著,1C封裝體藉由進行回流焊接程序被安裝在安裝 基材上,且1C封裝體因此被加熱範圍在2〇(rcs25〇c>c的溫 度。特別在無錯焊料被使用的情況中,焊料㈣點在220 °C至240t:的範圍中’此範圍係較魅為183t:的傳統焊料 之熔點高。傳統地,回流焊接程序之回流溫度必須設定成 比無錯焊料⑽點更高,藉此#進行回流焊接程序時顯著 地將熱應力施加在1C封裝體上。 當回流焊接程序被以如上述之高溫進行時,以02層 之經剝落部分28在包封樹脂25與引線框21之間被產生,如 第2D圖所示。在此情況中’水氣將會在〇1〇2層26與引線 框21之間的間隙進入,並且當熱在安裝職裝體期間被施 加時,水氣將會擴大並造成裂縫在1(:封裝體中被形成。 發明概要說明 因此,本發明之一般目的為提供一種新穎且有用的半 導艘兀件及其製造方法’引線框及其製造方法,其中上述 之問題被除去。 本發明的另-個且更明破的目的為提供一種使用一由V. Description of the invention (1) Background of the invention The present application seeks the benefit of Japanese Patent Application No. 2_-01515108, which was filed in the Japanese Patent Office on January 24, 2000, and its disclosure The contents are incorporated herein by reference. 1. Field of the Invention The present invention generally relates to a semiconductor element and a manufacturing method thereof, a lead frame and a manufacturing method thereof, and more particularly relates to a semiconductor element having a lead frame made of copper (Cu) and being encapsulated by a resin, and manufacturing the same The method of a semiconductor-like element 'is more particularly related to a lead frame made of Cu and a method of manufacturing such a lead frame. In the resin-encapsulated semiconductor device, there is an increased demand for a lower thermal resistance of the resin package due to the improved performance of a resin-encapsulated 1C wafer. In addition, when an IC package is mounted using lead-free solder, there is a demand for improvement in thermal impedance relative to an increased reflow time at the time of mounting. Therefore, various semiconductor devices have been manufactured using lead frames made of Cu having satisfactory heat release characteristics. (Please read the precautions on the back before filling out this page) Order --------- Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 2. Related technical descriptions 1C using lead frames made by Cii The package or 1C package with a Cu radiator plate on the rear surface of the wafer for the purpose of improving the heat release from the 1C wafer. Whisker crystals made of copper oxide (CuO) are individually The base material is formed on the surface so as to improve the size of the paper. Applicable to the Chinese National Standard (CNS) A4 (210 X 297 mm). 4 Intellectual Property Bureau of the Ministry of Economic Affairs-Employee Consumption Cooperative printed 486800 A7 ____K; __ V. Invention Note (2) Adhesion to the encapsulating resin of the lead frame and the radiator plate. The whisker-like crystal layer is formed on the surface of the radiator plate, for example, by subjecting the radiator plate to an impregnation procedure in an alkaline solution tube. This immersion process is generally referred to as black oxidation treatment. Because the surfaces of the lead frame and the radiation plate are crystalline, these base materials such as the lead frame and the radiation plate are adhered to the encapsulating resin. However, the present inventors have newly discovered that the following problems occur when heat is applied to the package after the encapsulating resin t is formed. Figures 1A to 1D are cross-sectional views illustrating the newly discovered problems. First, as shown in FIG. 1A, the surface of the lead frame 21 made of Cu is subjected to an impregnation procedure in an alkaline solution tube so as to form a whisker crystal formed on the surface of the lead frame 21. The black oxidation treatment layer 22. Next, as shown in FIG. 1B, the lead frame 21 including a wafer is encapsulated with a resin, so that the encapsulating resin layer 25 is formed on the black oxidation-treated layer 22 of the lead frame 21. Thereafter, procedures such as curing the resin and forming the leads are performed to complete a 1C package. When the resin is cured, a reaction occurs between the black oxidation treatment layer 22 made of CuO and the lead frame 21 made of Cu, as shown in Fig. 2C. Therefore, a copper dioxide (CuO2) layer 26 is formed on the side of the black oxidation treatment layer 22 due to deoxidation, and a copper dioxide (CuO2) layer 27 is formed on the lead frame 21 due to oxidation. Formed on the side. Comparing the Cu02 layer 27 formed by oxidation, the Cu02 layer 26 formed by deoxidation is not dense and brittle. For this reason, the adhesiveness between the encapsulating resin 25 and the lead frame 21 is greatly reduced. This paper size is in accordance with China National Standard (CNS) A4 (210 X 297 mm) II · III l · --- ^ · 11111111 (Please read the precautions on the back before filling out this page) 486800 5. Description of the invention (then The 1C package is mounted on a mounting substrate by performing a reflow soldering process, and the 1C package is therefore heated at a temperature in the range of 20 (rcs25 ° c> c). Especially when error-free solder is used, the solder The pour point is in the range of 220 ° C to 240t: 'This range has a higher melting point than the traditional solder with a charm of 183t :. Traditionally, the reflow temperature of the reflow soldering process must be set higher than the purge point of the error-free solder. This #significantly applies thermal stress to the 1C package when performing the reflow soldering process. When the reflow soldering process is performed at a high temperature as described above, the encapsulated resin 25 and the lead frame 21 are peeled off with a layer 28 of 02 layers. Time is generated, as shown in Figure 2D. In this case, 'water vapor will enter in the gap between the 〇02 layer 26 and the lead frame 21, and when heat is applied during the installation of the work body, Water vapor will expand and cause cracks in 1 (: It is formed in a body. SUMMARY OF THE INVENTION Therefore, the general purpose of the present invention is to provide a novel and useful semi-conductive ship element and its manufacturing method 'lead frame and its manufacturing method, in which the above-mentioned problems are eliminated. Another and more obvious purpose is to provide a use-by-

Cu所製成並遭受黑氧化處理之構件的半導體元件及其製 &方法,其中在Cu構件與包封樹脂之間的黏著性將不會 降低’即使是在-製造或半導體元件安裝程序期間施加相 對高的熱之時。 本發明又一特定目的為提供一種由Cu所製成之引線 框及其製造方法,其中在Cu引線框與包封樹脂之間的黏 請 先 閱 讀 背 面 之 注 意 事 項Semiconductor component of a component made of Cu and subjected to black oxidation treatment, and a method of manufacturing the same, in which the adhesion between the Cu component and the encapsulating resin will not be reduced, even during manufacturing or semiconductor component mounting procedures When relatively high heat is applied. Yet another specific object of the present invention is to provide a lead frame made of Cu and a method for manufacturing the same, in which the adhesion between the Cu lead frame and the encapsulating resin is read first.

寫裝 本衣 頁I I I 訂 經濟部智慧財產局員工消費合作社印製 6 486800 A7Written in this book Page I I I Order Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 6 486800 A7

訂 I k 486800 A7 五、發明說明(5 ) 令人滿意的黏著性在黑氧化處理層與包封樹脂之間被維 持,並且可能免於裂縫在半導體元件中產生。 本發明又一另一目的為提供一種半導體元件,其係包 含:一引線框;一被固定在引線框之一第一表面上之一預 定位置處的晶片;複數個與晶片電氣地連接之内部端子; -設置在與第-表面相對之引線框之—第二表面上的放射 體板,在此放射體板由合金製成並具有一設置有 -黑氧化處理層之表面;-包封引線框、晶片及内部端子 之包封樹脂;以及設置在放射體板之表面與黑氧化處理層 之間的Οι"層。根據本發明之半導體元件,即使在放射 體板於樹脂包封之後在製造或安裝程序期間被加熱之時, 亦可旎避免由於氧化作用與去氧作用而造成CU2〇層在放 射體板與黑氧化處理層之間的產生。此外,一令人滿意的 黏著性在黑氧化處理層與包封樹脂之間被維持,並且可能 免於裂縫在半導體元件中被產生。 本發明之進一步目的為提供一種製造半導體元件之方 法’其係包含下列步驟:(a)在由Cu或Cu合金所製成之放 射體板之一表面上形成一黑氧化處理層;(b)加熱放射體 板以在放射體板表面與黑氧化處理層之間藉由氧化作用而 开> 成一 ChO層,(c)將晶片固定在放射體板上之一預定位 置處;(d)將複數個設置在放射體板上之内部端子與晶片 電氣地連接(經由一絕緣體,未顯示);以及(e)藉由一包封 樹月曰來包封放射體板、晶片及内部端子。根據本發明之製 造半導體元件之方法,即使在放射體板於樹脂包封後在製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) :裝 ----^----訂------! *5^ 經濟部智慧財產局員工消費合作社印製 .δ 486800Order I 486800 A7 V. Description of the invention (5) Satisfactory adhesion is maintained between the black oxidation treatment layer and the encapsulating resin, and cracks may be prevented from being generated in the semiconductor element. Still another object of the present invention is to provide a semiconductor device including: a lead frame; a wafer fixed at a predetermined position on a first surface of the lead frame; and a plurality of interiors electrically connected to the wafer Terminals;-a radiator plate provided on the second surface of the lead frame opposite to the first surface, where the radiator plate is made of an alloy and has a surface provided with a black oxide treatment layer; Encapsulating resin for the frame, the wafer and the internal terminals; and a 0 "layer provided between the surface of the radiator plate and the black oxidation treatment layer. According to the semiconductor element of the present invention, even when the radiator plate is heated during the manufacturing or installation process after being encapsulated by the resin, the CU20 layer on the radiator plate and the black can be avoided due to oxidation and deoxidation. Generation between oxidation treatment layers. In addition, a satisfactory adhesiveness is maintained between the black oxidation-treated layer and the encapsulating resin, and it is possible to prevent cracks from being generated in the semiconductor element. A further object of the present invention is to provide a method for manufacturing a semiconductor element, which includes the following steps: (a) forming a black oxidation treatment layer on one surface of a radiator plate made of Cu or a Cu alloy; (b) Heating the radiator plate to form a ChO layer by oxidation between the surface of the radiator plate and the black oxidation treatment layer; (c) fixing the wafer at a predetermined position on the radiator plate; (d) placing The plurality of internal terminals provided on the radiator plate are electrically connected to the wafer (via an insulator, not shown); and (e) the radiator plate, the wafer, and the internal terminals are encapsulated by a package tree. According to the method for manufacturing a semiconductor device according to the present invention, even after the radiator plate is encapsulated in a resin, the Chinese National Standard (CNS) A4 specification (210 X 297 mm) is applied at the paper size (please read the precautions on the back before filling in (This page): Install ---- ^ ---- Order ------! * 5 ^ Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs. Δ 486800

造或安裝程序期間被加熱之時,亦可能避免由於氧化作用 與去氧作用而造成Cu2〇層在放射體板與黑氧化處理層之 1的產生此外_令人滿意的黏著性在黑氧化處理層與 包封樹脂之間被維持,並且可能免於裂縫在半導體元件中 被產生。 本發明另一目的為提供一種製造半導體元件之方法, 其係包含下列步驟:⑷在由㈣以合金所製成之引線框 之一表面上形成一黑氧化處理層;(b)加熱引線框以在引 線框表面肖黑、氧化處理層《間藉ώ氧化作用❿形成一When heated during the manufacturing or installation process, it is also possible to avoid the formation of Cu2O layer on the radiator plate and the black oxidation treatment layer due to oxidation and deoxidation. In addition _ satisfactory adhesion in the black oxidation treatment The layer and the encapsulating resin are maintained, and it is possible to prevent cracks from being generated in the semiconductor element. Another object of the present invention is to provide a method for manufacturing a semiconductor device, which comprises the following steps: (i) forming a black oxidation treatment layer on one surface of a lead frame made of an alloy of rhenium; (b) heating the lead frame to Black on the surface of the lead frame, oxidation treatment layer

Cu20層,(c)將晶片固定在引線框上之一預定位置處;⑷ 將複數個内部端子與晶片電氣地連接;以及(^藉由一包 封知f月曰來包封引線框、晶片及内部端子。根據本發明之製 造半導體元件之方法,即使在引線框於樹脂包封後在一製 造或安裝程序期間被加熱之時,亦可能避免由於氧化作用 與去氧作用而造成ChO層在引線框與黑氧化處理層之間 的產生。此外,一令人滿意的黏著性在黑氧化處理層與包 封樹脂之間被維持,並且可能免於裂縫在半導體元件中被 產生。 本發明又一另一目的為提供一種引線框,其係包含: 一由Cu或Cu合金所製成並具有一設置有黑氧化處理層之 表面的基底材料;以及設置在基底材料表面與黑氧化處理 層之間的CuA層。根據本發明之引線框,當引線框被用 在半導體元件中並且引線框在樹脂包封後於一製造或安裝 程序期間被加熱時,亦可能避免由於氧化作用與去氧作用 本紙張尺度適用中關家標準(CNS)A4規格(21G x 297公髮)Cu20 layer, (c) fixing the wafer at a predetermined position on the lead frame; 电气 electrically connecting the plurality of internal terminals to the wafer; and (^ encapsulating the lead frame and the wafer by a package And internal terminals. According to the method of manufacturing a semiconductor device of the present invention, even when the lead frame is heated during a manufacturing or mounting process after the resin is encapsulated, it is possible to prevent the ChO layer from being caused by oxidation and deoxidation. The generation between the lead frame and the black oxidation-treated layer. In addition, a satisfactory adhesion is maintained between the black oxidation-treated layer and the encapsulating resin, and it is possible to prevent cracks from being generated in the semiconductor element. Another object is to provide a lead frame including: a base material made of Cu or a Cu alloy and having a surface provided with a black oxidation treatment layer; and a substrate material provided on the surface of the base material and the black oxidation treatment layer. CuA layer. According to the lead frame of the present invention, when a lead frame is used in a semiconductor element and the lead frame is heated during a manufacturing or mounting process after resin encapsulation, Guan possible to avoid the oxidation of the standard sheet dimensions suitable for the present oxygen-scavenging action (CNS) A4 size (21G x 297 male hair)

I I I I --I (請先閲讀背面之注意事項再填寫本頁) 線· . '經濟部智慧財產务員工消費合作社印製 9I I I I --I (Please read the precautions on the back before filling out this page) Line ·. Printed by the Ministry of Economic Affairs Intellectual Property Employees Consumer Cooperatives 9

486800 五、發明說明(7 ) 而造成ChO層在引線框與黑氧化處理層之間的產生。此 外,一令人滿意的黏著性在黑氧化處理層與包封樹脂之間 被維持,並且可能免於裂縫在半導體元件中被產生。 本發明之進一步目的為提供一種製造引線框之方法, 其係包含下列步驟:(a)在由CU或Cii合金所製成之基底材 料之一表面上形成一黑氧化處理層;以及(b)加熱基底材 料以藉由氧化作用而在基底材料之表面與黑氧化處理層之 間形成Cu2〇層。根據本發明之製造引線框之方法,可能 製造適合用於半導體中之引線框。即使是在引線框於樹脂 封裝後在製造程序或安裝程序期間被加熱之時,亦可能避 免由於氧化作用與去氧作用而造成CU2〇層在引線框與黑 氧化處理層之間的產生。此外,一令人滿意的黏著性在黑 氧化處理層與包封樹脂之間被維持,並且可能免於裂縫在 半導體元件中被產生。 本發明之其他目的與進一步之特徵在連同附呈圖式閱 讀時將會因為下列之詳細說明而顯而易明。 圖式之簡短說明 第1A至1D圖為用以說明最新發現的問題之橫截面 圖; 第2A至2D圖為用以說明本發明之操作原理之橫截面 圖; 第3 A與3B圖分別為顯示本發明第一實施例之平面圖 與橫截面圖; 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ------------裝-----r I (請先閱讀背面之注意事項再填寫本頁) 訂------------ 經濟部智慧財產局員工消費合作社印製 10 486800 A7 B7 之平面圖 經濟部智慧財產分員工消費合作社印製486800 V. Description of the invention (7) The ChO layer is generated between the lead frame and the black oxidation treatment layer. In addition, a satisfactory adhesiveness is maintained between the black oxidation-treated layer and the encapsulating resin, and it is possible to prevent cracks from being generated in the semiconductor element. A further object of the present invention is to provide a method for manufacturing a lead frame, which comprises the following steps: (a) forming a black oxidation treatment layer on a surface of a base material made of CU or Cii alloy; and (b) The base material is heated to form a Cu2O layer between the surface of the base material and the black oxidation treatment layer by oxidation. According to the method of manufacturing a lead frame of the present invention, it is possible to manufacture a lead frame suitable for use in a semiconductor. Even when the lead frame is heated during the manufacturing process or the installation process after the resin is encapsulated, the generation of the CU20 layer between the lead frame and the black oxide layer due to oxidation and deoxidation may be avoided. In addition, a satisfactory adhesiveness is maintained between the black oxidation-treated layer and the encapsulating resin, and it is possible to prevent cracks from being generated in the semiconductor element. Other objects and further features of the present invention will become apparent from the following detailed description when read in conjunction with the accompanying drawings. Brief description of the drawings Figures 1A to 1D are cross-sectional views illustrating the newly discovered problems; Figures 2A to 2D are cross-sectional views illustrating the operation principle of the present invention; Figures 3 A and 3B are respectively Shows the plan view and cross-sectional view of the first embodiment of the present invention; This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) ------------ installation ---- -r I (Please read the notes on the back before filling out this page) Order ------------ Printed by the Intellectual Property Bureau of the Ministry of Economy Employee Consumer Cooperatives 10 486800 A7 B7 Printed by Employee Consumer Cooperative

五、發明說明(8 第4 A與4 B圖分別為顯示本發明第二實施例 與橫截面圖;以及 第5A與5B圖分別為顯示本發明第三實施例之平面圖 與橫截面圖。 較佳實施例之詳細說明 首先,將t藉由參考第2八至2〇圖來說明本發明之操 作原理。 第2 A至2D圖為用以說明本發明操作原理之橫截面 圖。在第2A至2D圖中,一引線框3被由銅(Cu)或其中含 量為90 wt·%或更多之銅(Cu)合金製成。 第2 A圖顯示一黑氧化處理層2在基底材料表面上被形 成,此即,Cu引線框3之一表面。黑氧化處理層2可以藉 由將引線框3浸潰在鹼性溶液管中而被形成,其係造成鬚 狀晶體,此即,一氧化銅(CuO)層。 被用來供黑氧化處理用之驗性溶液管使用諸如氣化 鈉、氫氧化鈉、及過氧二硫酸鉀之強氧化劑的混合溶液。 黑氧化處理在大約100°C下被進行3至10分鐘。 第2B圖顯示紅氧化銅(Cu2〇)層4在引線框3之表面與 被形成在引線框3之表面上的CuO黑氧化處理層之間被形 成。 例如,CujO層4藉由在一烘箱中於諸如空氣氣氛之氧 化氣氛中以範圍在200°C至300°C的溫度加熱具有Cu〇層2 之引線框3 —至二小時而被形成。在此情況中可能將Cu 〇 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱) -------------裝-----Γ---訂--------•線 (請先閱讀背面之注意事項再填寫本頁) 11 486800 A7V. Description of the Invention (8 Figures 4A and 4B are respectively a second embodiment and a cross-sectional view of the present invention; and Figures 5A and 5B are a plan view and a cross-sectional view respectively showing a third embodiment of the present invention. Detailed description of the preferred embodiment First, the operation principle of the present invention will be explained by referring to Figs. 28 to 20. Figs. 2A to 2D are cross-sectional views for explaining the operation principle of the present invention. In the 2D drawing, a lead frame 3 is made of copper (Cu) or a copper (Cu) alloy with a content of 90 wt ·% or more. FIG. 2A shows a black oxidation treatment layer 2 on the surface of a base material. It is formed on the surface, that is, one surface of the Cu lead frame 3. The black oxidation treatment layer 2 can be formed by immersing the lead frame 3 in an alkaline solution tube, which results in whisker-like crystals, that is, a Copper oxide (CuO) layer. The test solution tube used for black oxidation treatment uses a mixed solution of strong oxidants such as sodium gasification, sodium hydroxide, and potassium peroxodisulfate. Black oxidation treatment is at about 100 ° It is carried out for 3 to 10 minutes at C. Fig. 2B shows a red copper oxide (Cu2O) layer 4 on the lead frame 3. A surface is formed between the surface and a CuO black oxidation treatment layer formed on the surface of the lead frame 3. For example, the CujO layer 4 is in a range of 200 ° C to 300 ° in an oxidizing atmosphere such as an air atmosphere in an oven. The temperature of C is formed by heating the lead frame 3 with Cu0 layer 2 to two hours. In this case, Cu 〇 This paper size may be applicable to the Chinese National Standard (CNS) A4 specification (210 X 297 public love)- ----------- Install ----- Γ --- Order -------- • Line (Please read the precautions on the back before filling this page) 11 486800 A7

層4形成有約0.5/zm的厚度。 藉由形成ChO層4,可以避免當在樹脂封裝之後於一 製造私序或一女裝程序期間施加熱時,由於去氧作用而使 得ChO層在Cu引線2與CuO黑氧化處理層2之間被形成。 可以考慮是因為避免產生ChO層,與當在沒有氧被 供應之狀態中熱被施加時會產生氧化作用與去氧作用之 Cu與CuO的結合,的結合或是Cu2(;mcu的結合 不會產生氧化作用或去氧作用,即使當熱在沒有氧被供應 的狀態中被施加之時。 因此可能有效地避免包封樹脂從引線框3上剝落,特 別是因為由於脆性去氧作用所造成之Cu2〇層的產生被避 免。 第2C圖顯示在引線框3與各種構件—起被包封樹脂包 封的狀態中’被安裝有各種形成半導體元件之構件的引線 框3,諸如晶片與導線。 因為黑氧化處理層2之表面具有鬚狀晶體之形式,因 此令人滿意的黏著性纟包封樹脂5與黑氧化處理層2之間被 實現。 (請先閱讀背面之注意事項再填寫本頁) -裝-----r---訂---------- 經濟部智慧財產局員工消費合作社印製 第2D圖顯示在包封樹脂被以175°C固化6至10小時、 後的狀態’並且半導體元件藉由—紅外線回流程序而被: 裝在安裝基材(未顯示)上。 當包封樹脂5被固化時,—Cu2〇層藉由上述Cu2〇層. 之動作而被避免由於氧化作用與去氧作用而在引線框3與 黑氧化處理層2之間被產生。特別是因為避免由於脆性去 之 4 公釐) 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297 12The layer 4 is formed with a thickness of about 0.5 / zm. By forming the ChO layer 4, it is possible to avoid the ChO layer between the Cu lead 2 and the CuO black oxidation treatment layer 2 due to deoxidation when heat is applied during a manufacturing process or a women's wear process after resin encapsulation. Be formed. It can be considered because the combination of Cu and CuO, which prevents the generation of the ChO layer, and the oxidation and deoxidation of Cu and CuO when heat is applied in a state where no oxygen is supplied, does not cause Generates oxidation or deoxidation, even when heat is applied in a state where no oxygen is supplied. Therefore, it is possible to effectively prevent the encapsulation resin from peeling off the lead frame 3, especially due to brittle deoxidation The generation of the Cu20 layer is avoided. FIG. 2C shows that the lead frame 3 such as a wafer and a lead are mounted with various components forming a semiconductor element in a state where the lead frame 3 and various components are encapsulated with an encapsulating resin. Because the surface of the black oxidation-treated layer 2 has the form of whisker crystals, satisfactory adhesion between the encapsulation resin 5 and the black oxidation-treated layer 2 is realized. (Please read the precautions on the back before filling this page ) -Packing ----- r --- Order ---------- Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs, the 2D picture shows that the encapsulation resin is cured at 175 ° C 6 to 10 Hour, after state 'and semiconductor The parts are installed by an infrared reflow process: mounted on a mounting substrate (not shown). When the encapsulating resin 5 is cured, the Cu2O layer is prevented from oxidizing by the action of the Cu2O layer described above. Deoxidation is generated between the lead frame 3 and the black oxidized layer 2. Especially because it avoids 4 mm due to brittleness. This paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 12

,作用所k成之Cu2Q層的產生,而可能有效地避免包封 樹脂5在使用無錯焊料之安裝程序期間從引線框3上剝落, (請先閱讀背面之注意事項再填寫本頁) P使供無釓焊料用之溫度在26〇〇c至27〇。。的範圍中,該溫 度係相較於一般的鉛焊料為相當地高。 因此,可能在在包封樹脂5與引線框3間之令人滿意的 黏著性被黑氧化處理層2維持的狀態中,將半導體元件安 裝在安裝基材上。結果,可能避免裂縫在IC封裝體中被形 成,並且避免水氣透過此類裂縫而進入1(^封裝體中。 接下來,將會參考第3A至3B圖來說明本發明第一實 ^例。第3 A圖為顯示根據本發明之引線框之第一實施例 的平面圖,該引線框係被使用在根據本發明之半導體元件 之第一實施例中。第3B圖為顯示半導體元件之第一實施 例的橫截面圖,此即,一被安裝有IC晶片並被包封樹脂包 封之具有引線框的1C封裝體。 該第一實施例之半導體元件藉由根據本發明之半導體 元件製造方法之第一實施例而被製造,並且該第一實施例 •經濟部智慧財產务員工消費合作社印製 之引線框藉由根據本發明之引線框製造方法的第一實施例 而被製造。 第3A圖所示之引線框30由cu製成,並且藉由衝壓成 形或餘刻而被處理成一預定的形狀。一放射體板34,其係 為與引線框3 0無關之構件,亦由Cu製成。放射體板34經 由塗覆有熱固性黏著材料之帶(未顯示)而被黏附在引線框 30之内部端子36上。 在放射體板34之表面上進行諸如脫脂與輕度蝕刻之預 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 13 486800 A7 B7 五、發明說明(11) 處理程序之後,黑氧化處理在放射體板34之經預處理的表 面上被進行。放射體板34接著被清潔與乾燥。如上所述, 黑乳化處理可以藉由將放射體板3 4浸潰至驗性溶液管中而 被進行。因此,由鬚狀晶體層所構成之CuO黑氧化處理層 在放射體板34的表面上被形成。 一相似於上文連同第2A至2D圖所說明之Cu20層在放 射體板34與在放射體板34之表面上的CuO之間被形成有約 0.5 // m的厚度。 因此,即使放射體板34在樹脂包封後於製造程序或安 裝程序期間被加熱,亦可能避免由於氧化作用與去氧化作 用而造成在Cu放射體板34與CuO黑氧化處理成之間Cu20 層的產生。 一 1C晶片31被直接地安裝在放射體板34之表面上,並 且被銀(Ag)糊劑或相似者固定在黑氧化處理層上。如第3B 圖所示,1C晶片31與内部端子36的電極被導線32電氣地連 接,並且内部端子36在包封樹脂外側延伸以形成引線35。 在此實施例中,引線框30由Cu製成,並且1C晶片31 被直接地安裝在由Cu所製成之放射體板34上。為此原因, 對於半導體元件可能實現令人滿意的熱釋放特性。此外, 即使在樹脂包封後於製造程序或安裝程序期間相對高的熱 被施加時,在放射體板34之表面與在放射體板34之表面上 的CuO黑氧化處理層間被形成的Cu2〇層會避免包封樹脂33 從放射體板34上剝落。換言之,令人滿意的黏著性在黑氧 化處理層之鬚狀晶體層與包封樹脂之間被維持。因此,可 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)The Cu2Q layer formed by the effect can effectively prevent the encapsulating resin 5 from peeling off the lead frame 3 during the installation process using error-free solder. (Please read the precautions on the back before filling this page) P The temperature for the erbium-free solder was set at 2600c to 2700. . In this range, the temperature is considerably higher than that of ordinary lead solder. Therefore, it is possible to mount the semiconductor element on the mounting substrate in a state where satisfactory adhesion between the encapsulating resin 5 and the lead frame 3 is maintained by the black oxidation treatment layer 2. As a result, it is possible to prevent cracks from being formed in the IC package, and to prevent water vapor from entering the package through such cracks. Next, a first embodiment of the present invention will be described with reference to FIGS. 3A to 3B. Fig. 3A is a plan view showing a first embodiment of a lead frame according to the present invention, which is used in the first embodiment of the semiconductor element according to the present invention. Fig. 3B is a view showing the first embodiment of the semiconductor element. A cross-sectional view of an embodiment, that is, a 1C package having a lead frame mounted with an IC chip and encapsulated with an encapsulating resin. The semiconductor element of the first embodiment is manufactured by the semiconductor element according to the present invention A first embodiment of the method is manufactured, and the first embodiment is a lead frame printed by a consumer cooperative of the Intellectual Property Services Department of the Ministry of Economic Affairs by the first embodiment of the lead frame manufacturing method according to the present invention. The lead frame 30 shown in FIG. 3A is made of cu, and is processed into a predetermined shape by press forming or after-cutting. A radiator plate 34, which is a member irrelevant to the lead frame 30, is also made of Cu. system The radiator plate 34 is adhered to the internal terminals 36 of the lead frame 30 via a tape (not shown) coated with a thermosetting adhesive material. A pre-paper such as degreasing and light etching is performed on the surface of the radiator plate 34 The dimensions are in accordance with Chinese National Standard (CNS) A4 (210 X 297 mm) 13 486800 A7 B7 V. Description of the invention (11) After the treatment procedure, the black oxidation treatment is performed on the pre-treated surface of the radiator plate 34. The radiator plate 34 is then cleaned and dried. As described above, the black emulsification treatment can be performed by immersing the radiator plate 34 in a test solution tube. Therefore, the CuO black composed of a whisker-like crystal layer An oxidation treatment layer is formed on the surface of the radiator plate 34. A Cu20 layer similar to that described above in conjunction with Figures 2A to 2D is formed between the radiator plate 34 and CuO on the surface of the radiator plate 34. It has a thickness of about 0.5 // m. Therefore, even if the radiator plate 34 is heated during the manufacturing process or the installation process after the resin is encapsulated, it is possible to avoid the Cu radiator plate 34 and the CuO black oxidation The Cu20 layer is generated between the treatments. A 1C wafer 31 is directly mounted on the surface of the radiator plate 34 and fixed on the black oxidation treatment layer by a silver (Ag) paste or the like. As shown in FIG. 3B It is shown that the electrode of the 1C chip 31 and the internal terminal 36 are electrically connected by a wire 32, and the internal terminal 36 extends outside the encapsulating resin to form a lead 35. In this embodiment, the lead frame 30 is made of Cu, and the 1C chip 31 is directly mounted on a radiator plate 34 made of Cu. For this reason, satisfactory heat release characteristics may be achieved for semiconductor elements. In addition, even after the resin is encapsulated during a manufacturing process or a mounting process When relatively high heat is applied, the Cu 2 0 layer formed between the surface of the radiator plate 34 and the CuO black oxidation treatment layer on the surface of the radiator plate 34 prevents the encapsulating resin 33 from peeling off from the radiator plate 34. In other words, satisfactory adhesion is maintained between the whisker crystal layer of the black oxidation-treated layer and the encapsulating resin. Therefore, this paper size can be applied to Chinese National Standard (CNS) A4 (210 X 297 mm)

請 先 閱 讀 背 面 之 注 意 事 項 填·1 寫裝 本衣 頁 IPlease read the notes on the back of the book first. 1

I I 訂 經濟部智慧財產局員工消費合作社印製 14 486800 五 # 經濟部智慧財產脣員工消費合作社印製 發明說明(12) 能避免裂縫在ic封裝體中被產生。 接下來,將藉由參考第4A與4B圖來說明本發明第二 實施例。第4A圖為顯示根據本發明之引線框之第二實施 例的平面圖,該引線框係被使用在根據本發明之半導體元 件的第二實施例中。第4B圖為顯示半導體元件之第二實 施例的橫截面圖,此即,一被安裝有IC晶片並被包封樹脂 包封之具有引線框的1C封裝體。該第二實施例之半導體元 件藉由根據本發明之半導體元件製造方法之第二實施例而 被製造,並且該第二實施例之引線框藉由根據本發明之引 線框製造方法的第二實施例而被製造。 第4A圖所示之引線框40由Cu製成。相似於被形成在 第一實施例之放射體板34之表面上的CuO黑氧化處理層在 引線框40之表面上被形成。然而,一在内部端子46上方欲 連接導線42之區域被遮蔽,使得CuO黑氧化處理層被在此 區域中被形成。該經遮蔽之區域被Ag電鍍。 相似於上文連同第一實施例而作說明之Cu2〇在引線 框40與在引線框40之表面上的Cu黑氧化處理層之間被形 成有約0.5 jum的厚度。 因此,即使引線框40在樹脂包封後於製造程序或安裝 程序期間被加熱,亦可能避免由於氧化作用與去氧化作用 而造成在Cu引線框40與CuO黑氧化處理成之間Cu20層的 產生。 一 1C晶片41被安裝在引線框40上之晶片安裝區域上, 並且被銀(Ag)糊劑或相似者固定在黑氧化處理層上。如第 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ^----------^---------線 (請先閱讀背面之注意事項再填寫本頁) 15 486800 五、發明說明(13 經濟部智慧財產局員工消費合作社印製 4B圖所示,K:W41與内部料㈣電極被導線42電氣 地連接’並且内部端子46在包封樹脂43之外側延伸以形成 引線45。 在此實施例中,引線框4〇被由Cu製成,並且沒有設 置放射體板。因此,本實施例特別適用於供半導體元件用 之經要求的熱釋放特性不如上述第一實施例的高之應用 中。此外,即使在樹脂包封後於製造程序或安裝程序期間 相對高的熱被施加時,在引線框4〇之表面與在引線框4〇之 表面上的CuO黑氧化處理層之間被形成的Cu2〇層會避免包 封樹脂43從引線框40上剝落。換言之,令人滿意的黏著性 在黑氧化處理層之鬚狀晶體層與包封樹脂43之間被維持。 因此,可能避免裂縫在1C封裝體中被產生。 接下來,將藉由參考第5A與5B圖來說明本發明第三 貫施例。第5 A圖為顯示根據本發明之半導體元件之第三 實施例之放射體板的平面圖。第5B圖為顯示半導體元件 之第三實施例的橫截面圖,此即,一被安裝有1(:晶片並被 包封樹脂包封之具有放射體板的1C封裝體。該第三實施例 之半導體元件藉由根據本發明之半導體元件製造方法之第 三實施例而被製造。被使用在第三實施例之半導體元件中 之引線框與上文連同第4A與4B圖所說明之第二實施例的 相同。 在本實施例中,引線框被由Cu或由含有42wt·%的Ni 與58wt.%的Fe之合金製成。放射體板54被由Cu製成,並 且被設置在晶片安裝區域中之引線框之一後表面上。相似 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)I I order Printed by the Employees 'Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 14 486800 Five # Printed by the Consumers' Cooperatives of the Intellectual Property of the Ministry of Economics Invention description (12) It can prevent cracks from being generated in the IC package. Next, a second embodiment of the present invention will be explained by referring to Figs. 4A and 4B. Fig. 4A is a plan view showing a second embodiment of the lead frame according to the present invention, which is used in the second embodiment of the semiconductor element according to the present invention. Fig. 4B is a cross-sectional view showing a second embodiment of the semiconductor element, that is, a 1C package having a lead frame mounted with an IC chip and encapsulated with an encapsulating resin. The semiconductor element of the second embodiment is manufactured by the second embodiment of the semiconductor element manufacturing method according to the present invention, and the lead frame of the second embodiment is by the second implementation of the lead frame manufacturing method according to the present invention. Example. The lead frame 40 shown in FIG. 4A is made of Cu. A CuO black oxidation treatment layer similar to that formed on the surface of the radiator plate 34 of the first embodiment is formed on the surface of the lead frame 40. However, a region to be connected to the lead 42 above the internal terminal 46 is shielded, so that a CuO black oxidation treatment layer is formed in this region. The shaded area is plated with Ag. Cu20 similar to that described above in connection with the first embodiment is formed with a thickness of about 0.5 jum between the lead frame 40 and the Cu black oxidation treatment layer on the surface of the lead frame 40. Therefore, even if the lead frame 40 is heated during the manufacturing process or the installation process after resin encapsulation, it is possible to avoid the generation of a Cu20 layer between the Cu lead frame 40 and the CuO black oxidation treatment due to oxidation and deoxidation. . A 1C wafer 41 is mounted on a wafer mounting area on the lead frame 40, and is fixed on the black oxidation treatment layer by a silver (Ag) paste or the like. For example, this paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 mm) ^ ---------- ^ --------- line (please read the note on the back first) Please fill in this page again for details) 15 486800 V. Description of the invention (13 Printed in Figure 4B by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs, K: W41 is electrically connected to the internal material electrode by wire 42 and the internal terminal 46 is in the package The sealing resin 43 extends outside to form a lead 45. In this embodiment, the lead frame 40 is made of Cu and is not provided with a radiator plate. Therefore, this embodiment is particularly suitable for use in semiconductor devices which are required The heat release characteristics are not as high as in the first embodiment described above. In addition, even when a relatively high heat is applied during the manufacturing process or the installation process after the resin is encapsulated, the surface of the lead frame 40 and the lead frame 4 The Cu2 layer formed between the CuO black oxidation treatment layer on the surface of 〇 will prevent the encapsulating resin 43 from peeling off the lead frame 40. In other words, satisfactory adhesion is achieved between the black oxide treatment layer and the whisker crystal layer. The encapsulation resin 43 is maintained between. Therefore, it is possible Crack-free is generated in the 1C package. Next, a third embodiment of the present invention will be described by referring to FIGS. 5A and 5B. FIG. 5A is a view showing a third embodiment of a semiconductor element according to the present invention. A plan view of a radiator plate. FIG. 5B is a cross-sectional view showing a third embodiment of a semiconductor element, that is, a 1C package having a radiator plate on which a 1 (: wafer is mounted and encapsulated with an encapsulating resin. The semiconductor element of the third embodiment is manufactured by the third embodiment of the semiconductor element manufacturing method according to the present invention. The lead frame used in the semiconductor element of the third embodiment is the same as above together with 4A and 4B. The second embodiment illustrated in the figure is the same. In this embodiment, the lead frame is made of Cu or an alloy containing 42 wt ·% Ni and 58 wt.% Fe. The radiator plate 54 is made of Cu And it is set on the rear surface of one of the lead frames in the chip mounting area. Similar to this paper size, the Chinese National Standard (CNS) A4 specification (210 X 297 mm)

請 先 閱 讀 背 面 之 注 意 事 項填•丄J裝 本 . 頁 I I I訂 16 486800 A7 B7 五、發明說明(14 於上述之CuO黑氧化處理層在放射體板54之表 成0 面上被形 經濟部智慧財產办員工消費合作社印製Please read the precautions on the back of the book and fill it in. IIIJ. Binding. Page III Order 16 486800 A7 B7 V. Description of the invention (14 The above-mentioned CuO black oxidation treatment layer is formed on the surface of the radiator plate 54 by the Ministry of Economic Affairs. Printed by the Intellectual Property Office Employee Consumer Cooperative

相似於上文連同第一實施例而作說明之Cu20層在放 射體板54與在放射體板54之表面上的⑽黑氧化處理層之 間被形成有約0.5//m的厚度。 因此,即使放射體板54在樹脂包封後於製造程序或安 裝程序期間被加熱時,亦可能避免由於氧化作用與去氧化 作用而造成在Cu放射體板54與Cu〇黑氧化處理成之間 Cu20層的產生。 一 1C晶片51被安裝在引線框上之一晶片安裝區域中, 並且被銀(Ag)糊劑或相似者固定。如第58圖所示,冗晶 片51與内部端子56的電極被導線52電氣地連接,並且内部 端子56在包封樹脂53外側延伸以形成引線55。 放射體板54之表面從包封樹脂53中被暴露出來,如第 5B圖所示,以便進一步地改善熱釋放特性。 在本實施例中,放射體板54被由Cu製成,並且該放 射體板54被暴露出來。因此,本實施例特別適用於其中外 部冷卻單元被用來冷卻半導體元件之應用中。此外,即使 在樹脂包封後於製造程序或安裝程序期間相對高的熱被施 加時,在放射體板54之表面與在放射體板54之表面上的 CuO黑氧化處理層之間被形成的Cll2〇層會避免包封樹脂53 從放射體板54上剝落。換言之,令人滿意的黏著性在黑氧 化處理層之鬚狀晶體層與包封樹脂S3之間被維持。因此, 可能避免裂縫在1C封裝體中被產生。 裝--- (請先閱讀背面之注意事項再填寫本頁) . 線· 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 17 486800 A7 B7 五、發明說明(15 此外,本發明未被限制於該等實施例中,而各種變化 與修正可以被進行,不會背離本發明之範圍。A Cu20 layer similar to that described above in connection with the first embodiment is formed with a thickness of about 0.5 // m between the radiator plate 54 and the black oxide treatment layer on the surface of the radiator plate 54. Therefore, even when the radiator plate 54 is heated during the manufacturing process or the installation process after the resin encapsulation, it is possible to avoid the oxidation treatment between the Cu radiator plate 54 and the copper oxide black due to oxidation and deoxidation. Generation of Cu20 layer. A 1C wafer 51 is mounted in a wafer mounting area on the lead frame, and is fixed by a silver (Ag) paste or the like. As shown in Fig. 58, the electrode of the redundant wafer 51 and the internal terminal 56 are electrically connected by a lead 52, and the internal terminal 56 extends outside the encapsulating resin 53 to form a lead 55. The surface of the radiator plate 54 is exposed from the encapsulating resin 53 as shown in Fig. 5B to further improve the heat release characteristics. In the present embodiment, the radiator plate 54 is made of Cu, and the radiator plate 54 is exposed. Therefore, this embodiment is particularly suitable for an application in which an external cooling unit is used to cool a semiconductor element. In addition, even when a relatively high heat is applied during the manufacturing process or the installation process after the resin encapsulation, a layer formed between the surface of the radiator plate 54 and the CuO black oxidation treatment layer on the surface of the radiator plate 54 is formed. The Cll20 layer prevents the encapsulating resin 53 from peeling off the radiator plate 54. In other words, satisfactory adhesion is maintained between the whisker crystal layer of the black oxidation-treated layer and the encapsulating resin S3. Therefore, it is possible to prevent cracks from being generated in the 1C package. Installation --- (Please read the precautions on the back before filling this page). Thread · This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) 17 486800 A7 B7 V. Description of the invention (15 In addition The present invention is not limited to these embodiments, and various changes and modifications can be made without departing from the scope of the present invention.

請 先 閱 讀 背 面 之 注 意 事 項 再J 訂 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 18 486800 A7 B7 五、發明說明(16 元件標號對照表 •經濟部智慧財產;員工消費合作社印製 2 黑氧化處理層 3 引線框 4 Cu20 層 5 包封樹脂 21 引線框 22 黑氧化處理層 25 包封樹脂層 26 二氧化銅層 27 Cll02 層 28 剝落部分 30 引線框 31 1C晶片 32 導線 33 包封樹脂 34 放射體板 35 引線 36 内部端子 40 引線框 41 1C晶片 42 導線 43 包封樹脂 45 引線 46 内部端子 51 1C晶片 52 導線 53 包封樹脂 54 放射體板 55 引線 56 内部端子 (請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 19Please read the precautions on the back before ordering. Printed on the paper printed by the Consumers ’Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs. The paper size is applicable to China National Standard (CNS) A4 (210 X 297 mm). 18 486800 A7 B7 V. Description of Invention (16 elements Reference Tables • Intellectual Property of the Ministry of Economic Affairs; Printed by Employee Consumer Cooperatives 2 Black Oxidation Treatment Layer 3 Lead Frame 4 Cu20 Layer 5 Encapsulating Resin 21 Lead Frame 22 Black Oxidation Treatment Layer 25 Encapsulating Resin Layer 26 Copper Dioxide Layer 27 Cll02 Layer 28 Peeling part 30 Lead frame 31 1C chip 32 Lead 33 Encapsulating resin 34 Radiator plate 35 Lead 36 Internal terminal 40 Lead frame 41 1C chip 42 Lead 43 Encapsulating resin 45 Lead 46 Internal terminal 51 1C chip 52 Lead 53 Encapsulating resin 54 Radiator plate 55 Leads 56 Internal terminals (Please read the precautions on the back before filling out this page) This paper size applies to China National Standard (CNS) A4 (210 X 297 mm) 19

Claims (1)

傷800 A8 B8 C8 D8 經濟部智慧財¾工消費合作社印製 申請專利範圍 1 · 一種半導體元件,係包含: 一由Cu或Cu合金所製成並具有一設置有黑氧化 處理層之表面的放射體板; 一固定在該放射體板上之一預定位置處的晶片; 複數個被設置在該放射體板上並與該晶片電氣地 連接之内部端子; 包封該放射體板、該晶片及該等内部端子之包 封樹脂;以及 一設置在該放射體板之該表面與該黑氧化處理層 之間的Cu2〇層。 如申請專利範圍第1項之半導體元件,其中該黑氧化 處理層被由CuO層製成。 一種半導體元件,係包含: 一由Cu或Cu合金所製成並具有一設置有黑氧化 處理層之表面的引線框; 一被固定在該引線框上之一預定位置處的晶片; 複數個與該晶片電氣地連接之内部端子· 包封該引線框、該晶片及該等内部端子之包封樹 脂;以及 設置在該引線框之該表面與該黑氧化處理層之間 的C\l2〇層。 4.如申請專利範圍第3項之半導體元件,其中該黑氧化 處理層被由CuO層製成。 5· —種半導體元件,係包含: 1木紙張尺度適用中國國家標率(CNS ) A4規格(210X 297公釐 請 閲 讀 背 面 之 意 事 項 再』 I裝 頁 2. 3. 訂 -20- 486800 A8 B8 C8 D8 六 經濟部智毯財是^员工消費合作社印製 申請專利範圍 一引線框; 一被固定在該引線框之一第一表面上之一預定位 置處的晶片; 複數個與該晶片電氣地連接之内部端子; 一設置在與該第一表面相對之該引線框之一第二 表面上的放射體板,該放射體板係由Cu*Cu合金製 成並具有一設置有一黑氧化處理層之表面; 一包封該引線框、該晶片及該等内部端子之包封 樹脂;以及 設置在該放射體板之該表面與該黑氧化處理層之 間的Cu20層。 6 ·如申凊專利蛇圍第5項之半導體元件,其中該黑氧化 處理層被由CuO層製成。 7.如申請專利範圍第5項之半導體元件,其中該放射體 板從該封裝樹脂中被暴露出來。 一種製造半導體元件之方法,係包含下列步驟: a)在一由Cu或Cu合金所製成之放射體板之一表面 上形成一黑氧化處理層; (b) 加熱該放射體板以在該放射體板之該表面與該 黑氧化處理層之間藉由氧化作用而形成一層Cu2〇層; (c) 將一晶片固定在該放射體板上之一預定位置 處; (d) 將複數個設置在該放射體板上之内部端子與該 晶片電氣地連接;以及 8. 才、纸張尺度適用中國國家標聲(CNS ) A4規格(210X297公釐) (請先閲讀背面之注意事項再填寫本頁) 線 21 六、申請專利範圍 (e)藉由一包封樹脂來包封該放射體板、該晶片及 該等内部端子。 9.如申請專利範圍第8項之製造半導體元件之方法,其 中該黑氧化處理層被由(^〇層製成。 1 〇· —種製造半導體元件之方法,係包含下列步驟: (a) 在由Cu或Cu合金所製成之引線框之一表面上 形成一黑氧化處理層; (b) 加熱該引線框以在該引線框之該表面與該黑氧 化處理層之間藉由氧化作用而形成一層Cu2〇層; 0)將一晶片固定在該引線框上之一預定位置處; (d) 將複數個内部端子與該晶片電氣地連接;以及 (e) 藉由一包封樹脂來包封該引線框、該晶片及該 等内部端子。 11·如申請專利範圍第1〇項之製造半導體元件之方法,其 中該黑氧化處理層被由CuO層製成。 12. —種引線框,係包含: 一由Cu或Cu合金所製成並具有一設置有一黑氧 化處理層之表面的基底材料;以及 設置在該基底材料之該表面與該黑氧化處理層之 間的Cu20層。 13·如申請專利範圍第12項之引線框,其中該黑氧化處理 層被由CuO層製成。 14· 一種製造引線框之方法,係包含下列步驟: (a)在一由Cu或Cu合金所製成之基底材料之一表 太紙張尺度適用中國國家標輋(CNS ) A4現格(210X 297公釐) ' -22 - 486800 丨 A8 B8 C8 D8 申請專利範圍 面上形成一黑氧化處理層;以及 (b)加熱該基底材料以藉由氧化作用而在該基底材 料之該表面與該黑氧化處理層之間形成Cu2〇層。 15·如申請專利範圍第14項之製造引線框之方法,其中該 黑氧化處理層被由CuO層製成。 ----------^------、玎------線 (請先閲讀背面之注意事項再填寫本頁) 經濟部智及时,4局3(工消費合作社印製 本狄ft尺度適用中國國家標舉(CNS ) A4規格(210X 297公釐) -23Injury 800 A8 B8 C8 D8 Printed by the Ministry of Economic Affairs, Intellectual Property, Industrial and Consumer Cooperatives. Patent application scope 1. A semiconductor device comprising: a radiation made of Cu or a Cu alloy and having a surface provided with a black oxidation treatment layer A body plate; a wafer fixed at a predetermined position on the radiator plate; a plurality of internal terminals arranged on the radiator plate and electrically connected to the wafer; encapsulating the radiator plate, the wafer and An encapsulating resin for the internal terminals; and a Cu2O layer disposed between the surface of the radiator plate and the black oxidation treatment layer. For example, the semiconductor device of claim 1 in which the black oxidation treatment layer is made of a CuO layer. A semiconductor element includes: a lead frame made of Cu or a Cu alloy and having a surface provided with a black oxide treatment layer; a wafer fixed at a predetermined position on the lead frame; a plurality of and Internal terminals electrically connected to the chip · Encapsulating resin encapsulating the lead frame, the chip, and the internal terminals; and a C \ l20 layer disposed between the surface of the lead frame and the black oxidation treatment layer . 4. The semiconductor device according to claim 3, wherein the black oxidation treatment layer is made of a CuO layer. 5 · —Semiconductor components, including: 1 wood paper size applicable to China National Standards (CNS) A4 specifications (210X 297 mm, please read the notice on the back again] I install page 2. 3. Order -20- 486800 A8 B8 C8 D8 The Ministry of Economics ’smart carpet is a lead frame printed by the Consumer Consumption Cooperative; a chip is fixed at a predetermined position on one of the first surfaces of the lead frame; Internal terminal for ground connection; a radiator plate disposed on a second surface of the lead frame opposite to the first surface, the radiator plate is made of Cu * Cu alloy and has a black oxidation treatment The surface of the layer; an encapsulating resin encapsulating the lead frame, the wafer, and the internal terminals; and a Cu20 layer disposed between the surface of the radiator plate and the black oxidation treatment layer. 6 · Rushen The semiconductor device according to item 5 of the patent, wherein the black oxidation treatment layer is made of a CuO layer. 7. The semiconductor device according to item 5 of the patent application, wherein the radiator plate is exposed from the encapsulating resin. A method for manufacturing a semiconductor device includes the following steps: a) forming a black oxidation treatment layer on a surface of a radiator plate made of Cu or a Cu alloy; (b) heating the radiator plate to A layer of Cu20 is formed between the surface of the radiator plate and the black oxidation treatment layer through oxidation; (c) a wafer is fixed at a predetermined position on the radiator plate; (d) a plurality of The internal terminals provided on the radiator board are electrically connected to the chip; and 8. The paper size is applicable to China National Standards (CNS) A4 specifications (210X297 mm) (Please read the precautions on the back before filling (This page) Line 21 6. Scope of patent application (e) The radiator plate, the wafer and the internal terminals are encapsulated by an encapsulating resin. 9. The method for manufacturing a semiconductor element according to item 8 of the scope of application for a patent, wherein the black oxidation treatment layer is made of a (^ 〇 layer. 1) a method for manufacturing a semiconductor element, comprising the following steps: (a) Forming a black oxidation treatment layer on one surface of a lead frame made of Cu or a Cu alloy; (b) heating the lead frame to cause oxidation between the surface of the lead frame and the black oxidation treatment layer; A Cu2O layer is formed; 0) a wafer is fixed at a predetermined position on the lead frame; (d) a plurality of internal terminals are electrically connected to the wafer; and (e) by an encapsulating resin Encapsulate the lead frame, the chip, and the internal terminals. 11. The method for manufacturing a semiconductor device according to claim 10, wherein the black oxidation treatment layer is made of a CuO layer. 12. A lead frame comprising: a base material made of Cu or a Cu alloy and having a surface provided with a black oxidation treatment layer; and a surface material provided on the surface of the base material and the black oxidation treatment layer Cu20 layer. 13. The lead frame according to item 12 of the application, wherein the black oxidation treatment layer is made of a CuO layer. 14. · A method for manufacturing a lead frame, comprising the following steps: (a) one of the base materials made of Cu or Cu alloys, the paper size is applicable to the Chinese National Standard (CNS) A4 (210X 297) (Mm) '-22-486800 丨 A8 B8 C8 D8 forms a black oxidation treatment layer on the patent application surface; and (b) heats the base material to oxidize the surface of the base material and the black oxide by oxidation. A Cu2O layer was formed between the treatment layers. 15. The method of manufacturing a lead frame according to item 14 of the scope of patent application, wherein the black oxidation treatment layer is made of a CuO layer. ---------- ^ ------, 玎 ------ line (please read the notes on the back before filling this page) Ministry of Economic Affairs, Timely, 4 Bureaus 3 (Industrial Consumption Cooperative printed version of ft scale is applicable to China National Standards (CNS) A4 specification (210X 297 mm) -23
TW089118964A 2000-01-24 2000-09-15 Semiconductor device and method of producing the same, lead frame and method of producing the same TW486800B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000015108A JP2001210776A (en) 2000-01-24 2000-01-24 Semiconductor device, its manufacturing method, lead frame and its manufacturing method

Publications (1)

Publication Number Publication Date
TW486800B true TW486800B (en) 2002-05-11

Family

ID=18542454

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089118964A TW486800B (en) 2000-01-24 2000-09-15 Semiconductor device and method of producing the same, lead frame and method of producing the same

Country Status (3)

Country Link
JP (1) JP2001210776A (en)
KR (1) KR20010076196A (en)
TW (1) TW486800B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW511415B (en) 2001-01-19 2002-11-21 Matsushita Electric Ind Co Ltd Component built-in module and its manufacturing method
TW550997B (en) 2001-10-18 2003-09-01 Matsushita Electric Ind Co Ltd Module with built-in components and the manufacturing method thereof
JP3883543B2 (en) 2003-04-16 2007-02-21 新光電気工業株式会社 Conductor substrate and semiconductor device
DE102006022254B4 (en) 2006-05-11 2008-12-11 Infineon Technologies Ag Semiconductor device having semiconductor device components embedded in plastic package, array for a plurality of semiconductor devices, and methods for manufacturing semiconductor devices
CN101589454B (en) * 2006-12-12 2012-05-16 怡得乐Qlp公司 Plastic electronic component package
JP2015149370A (en) * 2014-02-06 2015-08-20 日立オートモティブシステムズ株式会社 Semiconductor device and manufacturing method of the same
JP7170498B2 (en) * 2018-10-24 2022-11-14 株式会社三井ハイテック Leadframes and leadframe packages

Also Published As

Publication number Publication date
JP2001210776A (en) 2001-08-03
KR20010076196A (en) 2001-08-11

Similar Documents

Publication Publication Date Title
JP3010525B2 (en) Semiconductor package containing heat sink and surface treatment method of heat sink
TW533754B (en) Semiconductor device and semiconductor module
US3729820A (en) Method for manufacturing a package of a semiconductor element
JP2004349497A (en) Packaging component and semiconductor package
JP5565548B2 (en) Resin-sealed electronic component and manufacturing method thereof
JPH04115558A (en) Lead frame for semiconductor device
TW486800B (en) Semiconductor device and method of producing the same, lead frame and method of producing the same
TW441062B (en) Carrier substrate for producing semiconductor device
JPS5963737A (en) Wiring connection method
JPS584955A (en) Package of gold-plated electronic parts
TWI231019B (en) Lead frame and manufacturing method thereof and a semiconductor device
US20120122278A1 (en) Method Of Manufacturing Semiconductor Package Board
JP2001148447A (en) Resin-sealed semiconductor device and method of manufacturing the same
JPH09116045A (en) Resin-sealed semiconductor device of bga type using lead frame and its manufacture
JP2004343122A (en) Metal chip scale semiconductor package and manufacturing method thereof
WO2022014319A1 (en) Insulation substrate and method for manufacturing same
JP2676107B2 (en) Substrate for mounting electronic components
JPH04137552A (en) Lead frame
JP4483004B2 (en) Printed wiring board
JP3201501B2 (en) Method of manufacturing package component and method of forming heat spreader for package component
JP2648408B2 (en) Printed circuit board for mounting semiconductor elements
JPH04312937A (en) Method of manufacturing semiconductor device
JP2000332183A (en) Lead frame member with heat dissipation plate and semiconductor device
KR100507286B1 (en) Method for adhering semiconductor package
JP2675077B2 (en) Lead frame for semiconductor device