TW484062B - Frame buffer memory system for reducing page misses when rendering with color and Z buffers - Google Patents

Frame buffer memory system for reducing page misses when rendering with color and Z buffers Download PDF

Info

Publication number
TW484062B
TW484062B TW088105212A TW88105212A TW484062B TW 484062 B TW484062 B TW 484062B TW 088105212 A TW088105212 A TW 088105212A TW 88105212 A TW88105212 A TW 88105212A TW 484062 B TW484062 B TW 484062B
Authority
TW
Taiwan
Prior art keywords
memory
page
buffer
color
subsystem
Prior art date
Application number
TW088105212A
Other languages
English (en)
Chinese (zh)
Inventor
Thomas A Piazza
Matthew Radecki
Original Assignee
Real 3D Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Real 3D Inc filed Critical Real 3D Inc
Application granted granted Critical
Publication of TW484062B publication Critical patent/TW484062B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Image Input (AREA)
  • Image Generation (AREA)
  • Memory System (AREA)
  • Controls And Circuits For Display Device (AREA)
TW088105212A 1998-04-01 1999-07-13 Frame buffer memory system for reducing page misses when rendering with color and Z buffers TW484062B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/053,590 US6091428A (en) 1998-04-01 1998-04-01 Frame buffer memory system for reducing page misses when rendering with color and Z buffers

Publications (1)

Publication Number Publication Date
TW484062B true TW484062B (en) 2002-04-21

Family

ID=21985295

Family Applications (1)

Application Number Title Priority Date Filing Date
TW088105212A TW484062B (en) 1998-04-01 1999-07-13 Frame buffer memory system for reducing page misses when rendering with color and Z buffers

Country Status (5)

Country Link
US (1) US6091428A (https=)
JP (1) JP4246848B2 (https=)
CA (1) CA2267491A1 (https=)
GB (1) GB2336085B (https=)
TW (1) TW484062B (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2995703B1 (ja) * 1998-10-08 1999-12-27 コナミ株式会社 画像作成装置、画像作成装置における表示場面切替方法、画像作成装置における表示場面切替プログラムが記録された可読記録媒体及びビデオゲーム装置
US6924801B1 (en) * 1999-02-09 2005-08-02 Microsoft Corporation Method and apparatus for early culling of occluded objects
GB2352380B (en) * 1999-03-01 2003-04-09 Canon Kk Memory Control
ATE329330T1 (de) * 2000-12-18 2006-06-15 Lightspace Technologies Inc Rasterung von dreidimensionalen bildern
US8854364B1 (en) 2003-12-22 2014-10-07 Nvidia Corporation Tight depth range occlusion prediction system and method
US8269769B1 (en) * 2003-12-22 2012-09-18 Nvidia Corporation Occlusion prediction compression system and method
US7995056B1 (en) 2003-12-22 2011-08-09 Nvidia Corporation Culling data selection system and method
US8390619B1 (en) 2003-12-22 2013-03-05 Nvidia Corporation Occlusion prediction graphics processing system and method
US7719540B2 (en) * 2004-03-31 2010-05-18 Intel Corporation Render-cache controller for multithreading, multi-core graphics processor
JP4704348B2 (ja) * 2004-09-06 2011-06-15 パナソニック株式会社 画像生成装置および画像生成方法
GB2449399B (en) * 2006-09-29 2009-05-06 Imagination Tech Ltd Improvements in memory management for systems for generating 3-dimensional computer images
US8878849B2 (en) * 2007-12-14 2014-11-04 Nvidia Corporation Horizon split ambient occlusion
GB2497762B (en) * 2011-12-20 2018-05-23 Advanced Risc Mach Ltd Intermediate value storage within a graphics processing apparatus
US10008029B2 (en) 2013-05-31 2018-06-26 Nvidia Corporation Updating depth related graphics data
US9418400B2 (en) 2013-06-18 2016-08-16 Nvidia Corporation Method and system for rendering simulated depth-of-field visual effect

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100243179B1 (ko) * 1994-06-30 2000-02-01 윤종용 그래픽 시스템의 신호처리방법 및 장치
US5937204A (en) * 1997-05-30 1999-08-10 Helwett-Packard, Co. Dual-pipeline architecture for enhancing the performance of graphics memory
US5945997A (en) * 1997-06-26 1999-08-31 S3 Incorporated Block- and band-oriented traversal in three-dimensional triangle rendering

Also Published As

Publication number Publication date
US6091428A (en) 2000-07-18
GB9907700D0 (en) 1999-05-26
GB2336085A (en) 1999-10-06
JP4246848B2 (ja) 2009-04-02
JP2000067264A (ja) 2000-03-03
GB2336085A8 (en) 2002-11-13
CA2267491A1 (en) 1999-10-01
GB2336085B (en) 2002-07-10

Similar Documents

Publication Publication Date Title
TW484062B (en) Frame buffer memory system for reducing page misses when rendering with color and Z buffers
US7620793B1 (en) Mapping memory partitions to virtual memory pages
US6587112B1 (en) Window copy-swap using multi-buffer hardware support
US6906720B2 (en) Multipurpose memory system for use in a graphics system
EP0870282B1 (en) Method for a span and subspan sorting rendering system
JP2763499B2 (ja) 画像合成装置及び画像合成方法
US6064407A (en) Method and apparatus for tiling a block of image data
US9952868B2 (en) Two-pass cache tile processing for visibility testing in a tile-based architecture
JP3645024B2 (ja) 描画装置及び描画方法
KR100448724B1 (ko) 데이터처리장치및섀이딩장치
US8692829B2 (en) Calculation of plane equations after determination of Z-buffer visibility
US8599202B1 (en) Computing tessellation coordinates using dedicated hardware
US20100138614A1 (en) Compression Status Bit Cache And Backing Store
US7872657B1 (en) Memory addressing scheme using partition strides
US9239795B2 (en) Efficient cache management in a tiled architecture
JP2011515751A (ja) タイル・ベース・レンダリング・システムにおける変換されていない表示リスト
CN103810743A (zh) 在上游着色器中设置下游渲染状态
JPH06175646A (ja) グラフィックス・システム用フレーム・バッファおよびラスタ・プロセッサならびにピクセル変数のバッファリング方法
US6933945B2 (en) Design for a non-blocking cache for texture mapping
KR100648293B1 (ko) 그래픽 시스템 및 그것의 그래픽 처리 방법
TW454154B (en) Method and apparatus for stretch blitting using a 3D pipeline
US7360020B2 (en) Method for improving cache-miss performance
US5758045A (en) Signal processing method and apparatus for interactive graphics system for contemporaneous interaction between the raster engine and the frame buffer
US10019349B2 (en) Cache memory and method of managing the same
US20150302548A1 (en) Method and device for processing 2d graphics

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees