TW461027B - Nitride-free manufacturing method of shallow trench isolation - Google Patents

Nitride-free manufacturing method of shallow trench isolation Download PDF

Info

Publication number
TW461027B
TW461027B TW89114687A TW89114687A TW461027B TW 461027 B TW461027 B TW 461027B TW 89114687 A TW89114687 A TW 89114687A TW 89114687 A TW89114687 A TW 89114687A TW 461027 B TW461027 B TW 461027B
Authority
TW
Taiwan
Prior art keywords
groove
etching
organic polymer
patent application
polymer film
Prior art date
Application number
TW89114687A
Other languages
Chinese (zh)
Inventor
Horng-Huei Tseng
Original Assignee
Vanguard Int Semiconduct Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vanguard Int Semiconduct Corp filed Critical Vanguard Int Semiconduct Corp
Priority to TW89114687A priority Critical patent/TW461027B/en
Application granted granted Critical
Publication of TW461027B publication Critical patent/TW461027B/en

Links

Landscapes

  • Drying Of Semiconductors (AREA)
  • Element Separation (AREA)

Abstract

A one-step plasma etching process for STI formation capable of improving the trench profile is provided. This method has advantages of simple process and enhanced device performance. It comprises the following steps: defining a photo pattern on a semiconductor substrate; forming an organic polymer on the wafer surface in an etching chamber and anisotropically etching a trench in the same chamber; then depositing a trench filler and flattening the same; and finally forming a sacrificial oxide layer and using a wet-dip method to remove the sacrificial layer.

Description

4 6 1 0 2 7 五、發明說明(1) 5-1發明領域: 本發明係有關於一種隔離積體電路元件的方法,特別 是有關於在積體電路中針對凹溝邊牆輪廓進行改良的隔離 結構製造方法。 5-2發明背景: « 隨著半導體元件尺寸曰漸縮小的趨勢,在隔離技術方 面,傳統的區域石夕氧化法(LOCal Oxidation of Silion, LOCOS)也就逐漸由一種稱為淺凹溝隔離(Shallow T r e n c h I s ο 1 a t i 〇 n, S T I)的技術所取代。 要製作淺凹溝隔離結構,一般是在基底表面挖出凹溝 ,以作為元件主動區域的分隔界線。溝區隔離的製作方法 通常包含下述步驟:首先在基底表面形成一氧化墊(pad oxide)層’其上又形成一層氮化阻障物’然後以光阻幕遮 (photoresist mask)定義出溝渠區,接著進行蝕刻,先是 蚀穿氮化阻障層和氧化墊層,緊接著蝕開基底而形成凹溝 ,凹溝内則可填入介電質(一般像是填入氧化矽),凹溝充 填元畢’則進.行凹溝充填物的平坦.化,而平坦化的執行通· 常利用化學機械研磨法(Chemical-Mechanical Polishing ’ CMP)為之’最後,再依序將氮化阻障層和墊氧化層清除4 6 1 0 2 7 V. Description of the invention (1) 5-1 Field of the invention: The present invention relates to a method for isolating integrated circuit elements, and in particular to the improvement of the contour of a grooved side wall in an integrated circuit Isolation structure manufacturing method. 5-2 Background of the Invention: «With the trend of shrinking semiconductor device sizes, in the area of isolation technology, the traditional LOCal Oxidation of Silion (LOCOS) has gradually been isolated by a method called shallow groove isolation ( Shallow Trench I s ο 1 ati 〇n, STI) technology. To make a shallow groove isolation structure, a groove is generally dug on the surface of the substrate as a dividing line for the active area of the component. The manufacturing method of trench isolation usually includes the following steps: firstly, a pad oxide layer is formed on the substrate surface, and a layer of nitride barrier is formed thereon; and then a trench is defined by a photoresist mask Area, followed by etching. First, the nitride barrier layer and the oxide pad layer are etched, and then the substrate is etched to form a groove. The groove can be filled with a dielectric (usually like silicon oxide). The trench filling element is completed. Then, the trench filling is flattened. The planarization is usually performed. Chemical-Mechanical Polishing (CMP) is usually used as the last step, and then nitriding is performed sequentially. Barrier and pad oxide removal

461027461027

五、發明說明(2) ,即完成凹溝隔離結構的製作 雖然傳統凹溝隔離製程已趨成熟並廣為使用,在製程 發展的驅使下,我們總是希望能進一步簡化製程,以提古 產能。有鑑於此,派克(Park)等人於美國專利第5,966间 1 4號中提出一種改良的製程,用以簡化凹溝隔離的製作。 而簡化的方法,則是剔除傳統氮化阻障層的製作。據知, 此氮化阻障層乃是在傳統製程中用來阻攔研磨的。而派克 等人所提出的方法則是以不具氮化物的幕遮在不具氮化物 的基底面上定義並蝕刻形成凹溝結構。而其製程,則以第 一 A至一 F圖簡述如不。首先參閱第一 a圖,可見一幕遮圖 案102(例如光阻圖案)成形於一半導體基底1〇〇上,利用 此幕遮圖案.1 0 2為.钮刻幕遮,直接.姓開基底1 〇 〇至一預定的 深度,便形成一凹溝’誠如第一 B圖所示。接著,如第_/c 圖所示,清除掉幕遮圖案1 〇 2。然後,猶如第一 d圖所示, 將一絕緣物質(例如氧化矽)填入此凹溝内,填入的方法 可採化學氣相沈積法(Chemical. Vapor Deposition) ’。接 下來,以化學機械研磨程序將填入凹溝的絕緣質平坦化, 而形成圖中的凹溝充填物 1 0 4。然由於此結構體中省略了 研磨攔阻層(亦即氮化物)的製作,因此在研磨程序中, 受研磨表面常會有受損的情形發生。補救的方法則是利用 後續製程(例如犧牲氧化物製程)中的蝕刻步驟順便蝕掉 小部分研磨表面物質’使表面層儘量呈未受損的狀態。例 如,第一 E圖中顯示一犧牲氧化層106(sacrificial oxideV. Description of the invention (2), that is, the production of the trench isolation structure is completed. Although the traditional trench isolation process has become mature and widely used, driven by the development of the process, we always hope to further simplify the process to increase ancient production capacity. . In view of this, Park et al., In US Patent No. 5,966, No. 14, proposed an improved process to simplify the manufacture of groove isolation. The simplified method is to eliminate the fabrication of the traditional nitrided barrier layer. It is known that the nitride barrier layer is used to block grinding in the traditional process. The method proposed by Parker et al. Is to define and etch a groove structure by masking the nitride-free substrate on the substrate without nitride. The process is briefly described in the first A to F chart. First referring to the first a, it can be seen that a mask pattern 102 (for example, a photoresist pattern) is formed on a semiconductor substrate 100, and this mask pattern is used. 1.0 2 is a button carved mask, directly. OO to a predetermined depth, a recess is formed as shown in the first B diagram. Then, as shown in FIG. _ / C, the curtain pattern 102 is removed. Then, as shown in the first figure d, an insulating substance (for example, silicon oxide) is filled into the groove. The method of filling may be Chemical Vapor Deposition ′. Next, the ditch-filled insulation is planarized by a chemical mechanical polishing process to form the ditch filling material 104 in the figure. However, because the fabrication of the polishing barrier layer (ie, nitride) is omitted in this structure, the polished surface often suffers damage during the polishing process. The remedy method is to use an etching step in a subsequent process (such as a sacrificial oxide process) to etch away a small portion of the abrasive surface material to keep the surface layer as undamaged as possible. For example, the first E picture shows a sacrificial oxide layer 106 (sacrificial oxide

第5頁 461027 五、發明說明(3) ' ' . ' . . . . . . .. ' ........ )的形成’當製程所需的離子質入程序完成後,便如第一 F 圖中所示’將氡化層1 〇6清除,而清除氧化層」〇 6的同時, 凹溝内的小部分表面氧化物(包括研磨受損部分)也隨之 蚀去’而此清除程序可選擇像是氟化氫(HF)尊的氧化物 触刻劑。而派克等人的方法,雖無可避免地需要如上述表 面層修補程序,然相較於傳統氮化阻障層的應用(包含氮 化物層的沈積’蝕刻及移除),仍然簡易許多。而且我們 發現在貫際應用上’此簡化的STI製程極適用於製作具細 小線寬的高密度半導體元件。 現有STI製程(包含 ’其邊牆多呈近垂 緣出現垂直尖角, 其中之L乃是有關 形、經充填並平坦 層’然而由於凹溝 化程序中的濕浸步 溝四周常會有場氧 的氧化層發生區域 來,成形元件在操 對元件性能及可靠 然而, 成形的凹溝 使得凹溝上 出現問題。 。在凹溝成 一層閘氧化 經過犧牲氧 極邊緣和凹 導致所沈積 )。如此一 產生,進而 上述派克等人所提出的)所 直狀。而垂直形狀的邊牆, 這將使製作後續元件的程序 凹溝上緣和主動區域的互動 化後,通常底材上方需沈積 邊牆的陡然下降型態(尤其 驟,此情形更為明顯),閘 化物凹陷的情形發生,進而 薄弱現象(t h i η n i n g e f f e c t 作時,其電場便容易有變數 性造成不良的影響。 因此,我們絷Iw , 冰认址π B ,而要兔展出簡易製程製作凹溝隔離’並使 凹/ a 角上緣,以増進半導體元件的電子特性。Page 5 461027 V. Description of the invention (3) The formation of ''. '.. As shown in the first F picture, “the hafnium layer 10 is removed, and the oxide layer is removed.” At the same time, a small part of the surface oxide (including the abrasive damaged part) in the groove is also etched away. This removal procedure can be chosen like oxide etchants for hydrogen fluoride (HF). Although the method of Parker et al. Inevitably requires surface layer repair procedures as described above, it is still much simpler than the application of traditional nitrided barrier layers (including the deposition 'etching and removal of nitride layers). And we have found that this simplified STI process is very suitable for the production of high-density semiconductor devices with small line widths in general applications. Existing STI processes (including 'the side walls are mostly near vertical edges with vertical sharp corners, where L is the shape, filled and flat layer'). However, due to the wet ditch in the trenching process, field oxygen is often present The formation of the oxide layer comes from the area where the forming element is correct and reliable. However, the formed grooves cause problems on the grooves. In the grooves, a gate is oxidized through the sacrificial oxygen electrode edges and depressions to cause deposition). This resulted in the straightness of the above-mentioned proposed by Parker et al.). For a vertical-shaped side wall, after the interaction between the upper edge of the groove and the active area of the process for making subsequent components, a steep drop of the side wall is usually deposited above the substrate (especially, this situation is more obvious). The occurrence of the sag of the brake compound occurs, and then the weak phenomenon (thi η ningeffect), its electric field is susceptible to variability and adverse effects. Therefore, we 絷 Iw, ice address π B, and we need to exhibit a simple process to make depressions Trench isolation 'and the concave / a corner upper edge to penetrate the electronic characteristics of the semiconductor element.

4 6 1 ο 2 7 五 、發明說明(4) 3發明 目的及概述 鑒於上述之發明背景中,傳統的凹溝隔離所產生的諸 多缺點,本發明提出一種以,步驟電敗蝕刻程序致使凹溝 邊.牆輪廓改善的凹.溝隔離製释’其兼具製程簡易和元件性 能提高的雙重優點。 在 圖案。 薄層的 ,而此 表面材 反應室 在凹溝 呈現稍 此的凹 容物與 將聚合 絕緣物 及去除 實施例 然後將 有機聚 聚合物 質相互 中對底 钮刻過 具傾斜 溝形狀 其相鄰 膜及光 質,並 ’及完 中,一光阻 晶圓置入一 合物以覆蓋 的成形主要 反應所得。 材進行凹溝 程中芦有屏 度的邊牆輪 將有利、於後 層的接觸特 阻層由底材 將之平坦化 成本發明凹 幕遮首 賓虫刻反 此光阻 是經由 當聚合 的餘刻 障的作 廓以及 續凹溝 性。當 表面清 。最後 溝隔離 先在一底 應室,在 幕遮和曝 反應室内 薄膜覆蓋 。由於上 用,因此 傾向圓滑 内容物的 凹溝的Ί虫 除。接著 ’執行犧 的製作。 材上定義 反應室中 出的底材 蝕刻氣體 長成後, 述的有機 蚀出的凹 的上緣結 充填並增 刻完成後 ,在凹溝 牲氧化層 出凹溝 形成一 的表面 與晶圓 即可在 聚合膜 溝將可 構。如 進此内 ,便可 内填入 的成形4 6 1 ο 2 7 V. Description of the invention (4) 3 Purpose and summary of the invention In view of the many shortcomings caused by the conventional trench isolation in the background of the invention described above, the present invention proposes a method for stepwise electrical failure of the etching process to cause the trench. Concave and ditch isolation with improved edge and wall contours has the dual advantages of simple manufacturing process and improved component performance. In pattern. The thin layer, and the surface material reaction chamber presents a slight concave content in the groove and the embodiment of the polymer insulation and removal, and then the organic polymer material is engraved on the bottom button with an inclined groove shape adjacent to its adjacent film And the light quality, and the completion of the formation of a photoresistive wafer to cover the main reaction of the forming. In the process of the groove, the side wall wheel with a flat screen will be favorable, and the back layer of the special resistance layer will be flattened by the substrate. The concave screen will cover the first guest worm, and the photoresist will pass through when it is polymerized. I carved obstacles and continued concave groove. When the surface is clear. Finally, the trench isolation is first covered in a bottom chamber, and covered with a film in the curtain and exposure chamber. As a result of the use, the worms tend to remove the pits with smooth contents. Then ’perform sacrifice production. After the substrate etching gas from the reaction chamber is formed on the material, the organically etched concave upper edge junction is filled and added, and the surface of the groove formed on the oxide layer of the groove and the wafer are formed. That is, the polymer film groove can be constructed. If you enter here, you can fill in the shape

4 6 10 2 五、發明說明(5) 5-4發明詳細說明 以下對製程與結構之描述並不包㈣ 製 用,以助本發明的闡述。而且二二内=作重點式的引 比例繪製,其作用僅在表現本發明之結構』:_示益未依 本發明的内容可經由下述實施例與其相關圖示 a 至二Η圖)的闡述而揭示。參閱第二細,一光阻圖案2〇2首 先形成於一半導體基底200上,以作為蝕刻幕遮(etching mask)。而在形成此幕遮圖案2 〇 2前’還可選擇先行形成一 薄層的氧化物(未以圖示),以增進光阻圖案與基底間的 附著。 一 接著,此以幕遮覆 ,例如一電_ .子迴旋磁力 Cyclotron Resonance 應室内通入蝕刻氣體以 晶圓表面能夠生長出有 物,蝕刻氣體的選擇可 、CHF3、CF4、SF6 等氣 應室的控制環境中,與 發生化學反應,而產生 特別是覆蓋住光阻圖 蓋的晶圓被置入一電聚蚀刻反應室 加速共振反應室(Electron c h a m b e r )將會十分適用。然後在反 形成一個恰當的反應室環境,使得 機聚合物。要在晶圓表面形成聚合 謂十分多樣,像是C 1 2、HBr、C 2F 6 體均能適用。選用的蝕刻氣體在反 光阻202,甚至與曝出的底材200, 薄薄的聚合物 204以覆蓋晶圓表面 案20 2的表面(包含側邊),如第二4 6 10 2 V. Description of the invention (5) 5-4 Detailed description of the invention The following description of the process and structure is not inclusive, and is used to help explain the invention. Moreover, the two-two-in-line = is used for the main scale drawing, its function is only to show the structure of the present invention ": _ shows that the benefits of the present invention can be obtained through the following embodiments and related diagrams a to ii) Explain and reveal. Referring to the second detail, a photoresist pattern 200 is first formed on a semiconductor substrate 200 as an etching mask. Before forming the mask pattern 202, one can also choose to form a thin layer of oxide (not shown) in advance to improve the adhesion between the photoresist pattern and the substrate. Next, this is covered by a curtain. For example, an electric _. Sub-rotating magnetic force Cyclotron Resonance chamber should be etched with etching gas to grow something on the surface of the wafer. The etching gas can be selected from CHF3, CF4, SF6 and other gas chambers. In the controlled environment, chemical reactions occur, and the wafers that cover the photoresist cover, in particular, are placed in an electropolymerized etching reaction chamber accelerated resonance reaction chamber (Electron chamber). An appropriate reaction chamber environment is then formed in the reactor to make the organic polymer. The formation of aggregates on the wafer surface is very diverse, such as C 1 2, HBr, and C 2F 6. The selected etching gas is in the photoresist 202, even with the exposed substrate 200, and the thin polymer 204 to cover the surface of the wafer. Case 20 2 surface (including side edges), such as the second

第8頁 4 6 1 0 2 7 五、發明說明(6厂 ^ ^ ^ ^ ^---- B圖所示。此聚合膜2 〇 4的厚度一般可控制在5 〇至丨〇 〇 〇埃 範圍内。此外’熟習此門技藝者還可調適反應室中反應^ 件,而使聚合覆蓋物在邊緣地帶儘量呈圓滑狀,以利彳^ ^ 凹溝的成形。 、 參照第二C圖’在同一餘刻反應室内,採用非等向性 蝕刻(anisotropic etching)技術,蝕開底材2〇〇至—預 定之深度’則可得到一凹溝6 6。由於上述的聚合物2 〇 4在 此蝕刻過程中’提供了屏障的效果,因此當蝕刻底材2〇〇 的過程中’我們發現’蝕刻率將隨著凹溝蝕刻的深度而變 化’因此成形的凹溝輪廓便傾向往内傾斜,如圖中所示, 而非如傳統製程中接近垂直的形狀。而此稍具傾斜度的輪 廓,將有利於後續凹溝内容物的充填及其與溝面的附著^ 此外,此聚合物覆蓋物204還在凹溝蝕刻程序中屏障著凹 溝上緣’使其免於承受首當其衝的正面蝕刻,其甚至仿製 具圓滑邊緣的聚合膜’而使凹溝6 6的上緣部分形成圓滑的 輪廓’此圓滑上緣使得凹溝6 6在後續填入的内容物可與底 材2 0 0獲得較佳的接觸特性。且值得注意的是,本發明更 僅在一步驟的電漿蝕刻中,便製作出具改良輪廓的凹溝結 構。 當凹溝66形成後,則可清除剩餘的聚合物 204,如第 二D圖所示。之後,光阻圖案2 〇 2也可被移除,如第二e圖 所示。Page 8 4 6 1 0 2 7 V. Description of the invention (6 plants ^ ^ ^ ^ ^ ---- B). The thickness of this polymer film 〇4 can generally be controlled between 50 and 丨 〇〇〇〇 In addition, 'the skilled person can also adjust the reaction pieces in the reaction chamber, so that the polymer cover is as smooth as possible in the edge zone, so as to facilitate the formation of the grooves. ^ Refer to the second figure C' In the same remaining reaction chamber, anisotropic etching technology is used to etch the substrate from 2000 to a predetermined depth 'to obtain a groove 6 6. As the above polymer 2 〇4 During the etching process, it provides a barrier effect. Therefore, when etching the substrate, we found that the etching rate will change with the depth of the groove etch. Therefore, the shape of the groove contour tends to tilt inward. , As shown in the figure, instead of a nearly vertical shape as in the traditional process. And this slightly inclined profile will facilitate the filling of the subsequent groove contents and the adhesion to the groove surface ^ In addition, this polymer The cover 204 also shields the upper edge of the groove during the groove etching process to make it Free from the frontal etch that bears the brunt, it even imitates the polymer film with smooth edges to make the upper edge of the grooves 6 6 form a smooth outline. This smooth upper edge allows the contents of the grooves 6 6 to be filled in later. It has better contact characteristics with the substrate 200. It is worth noting that the present invention produces a groove structure with an improved profile in only one step of plasma etching. When the groove 66 is formed, then The remaining polymer 204 can be removed, as shown in the second diagram D. Thereafter, the photoresist pattern 200 can also be removed, as shown in the second diagram e.

第9頁 461027 五、發明說明(7) 接下來’參照第二F圖,凹内 ,在本實施例中,、絕緣值206的充填内可將藉真由入/絕緣物質_ 沈積法,而絕緣物質20 6則採用:氣相 他合適的沈積程序或充填絕緣質軋$ J备然亦可選用其 凹溝充填物前,溝以=以法沈積成 (oxide liner)(耒圖、、仏法形成一乳化襯層 ^ ^ ^ 〇 ^ ; Vo'ei f Ϊ f ^ ^ 械:磨技術而平坦化,並形成如圖中所示的凹二充填:機 2〇6。熟習此門技藝者在此研磨程序中, 依昭浐^ 要,調適研磨條株,廿县招:座旦 而田依…、私序需 π迥所ϋ條件,並珉好儘量避免受研磨表面的受損。 離子ΐϋΓ,形成一犧牲氧化層2〇8,當製程所需的 ,J 70成後,再以濕蝕刻程序將犧牲氧化層206清除 ’:弟一 Η圖所示,其蝕刻劑可採氟化氫。此時本發明的 :二隔離結構已屆完成。其後即可製作閘氧化層、閘極、、 及其他元件’以完成一積體電路的製作。 —以上所述僅為本發明之較佳實施例而已,並非用以限 疋本發明之申請專利範圍;凡其它未脫離本發明所揭示之 精神下所完成之等效改變或修飾,均應包含在下述之申 專利範圍内。Page 9 461027 V. Description of the invention (7) Next, referring to the second F figure, the recess, in this embodiment, the filling of the insulation value 206 can be used for insulation / insulation material _ deposition method, and insulation Substance 20 6 is used: suitable deposition process for gas phase or filling with insulating material. Note that before the groove filling can also be used, the trench is deposited by the method (oxide liner). An emulsified liner ^ ^ ^ 〇 ^; Vo'ei f Ϊ f ^ ^ mechanical: grinding technology and flattening, and form a concave two filling: machine 206 as shown in the figure. Those skilled in this door are here In the grinding process, according to the requirements of Zhao ^, adjust the grinding strips, according to the county's tricks: Zuo Dan and Tian Yi ..., the private sequence requires the conditions of π, and try to avoid damage to the surface as much as possible. Ionization, A sacrificial oxide layer 208 is formed. When required by the process, J 70 is completed, and then the sacrificial oxide layer 206 is removed by a wet etching process. As shown in the figure below, the etchant can be hydrogen fluoride. Invented: Two isolation structures have been completed. After that, gate oxide layers, gate electrodes, and other components can be fabricated to complete a product. Circuit making. — The above descriptions are merely preferred embodiments of the present invention, and are not intended to limit the scope of patent application for the present invention; any other equivalent changes or modifications made without departing from the spirit disclosed by the present invention , Should be included in the scope of patent application below.

461027 圖式簡單說明 第一 A至第一 F圖以剖面顯示一凹溝隔離的傳統製作流 程。 第二A至第二Η圖以剖面顯示根據本發明一實施例之一 凹溝隔離的製作流程。 主要部分之代表符號: 100半導體底材 1 0 2光阻幕遮 1 0 4凹溝充填層 1 0 6犧牲氧化層 20 0半導體基底 2 0 2光阻幕遮 204有機聚合物膜 2 0 6凹溝充填層 2 0 8犧牲氧化層 6 6 四溝461027 Schematic illustrations Figures A through F show the traditional manufacturing process of a trench isolation in cross section. The second A to the second figure are cross-sectional views showing a manufacturing process of trench isolation according to one embodiment of the present invention. Representative symbols of main parts: 100 semiconductor substrate 1 0 2 photoresist curtain cover 1 0 4 groove filling layer 1 0 6 sacrificial oxide layer 20 0 semiconductor substrate 2 0 2 photoresist curtain cover 204 organic polymer film 2 0 6 concave Trench filling layer 2 0 8 sacrificial oxide layer 6 6 four trench

第11頁Page 11

Claims (1)

4 6 10 2 7 六、申請專利範圍 1. 一種凹溝隔離( trench isolation)物的製造方法,至 少包括: 形成一光阻幕遮(Photoresist mask)於一半導體底 材上,用以定義一凹溝; 於一触刻反.應室中形成一有機聚合物薄膜於該半導 體底材上方,以覆蓋該光阻幕遮之表面及側邊,其中4亥有 機聚合物薄膜的一部份係經由該光阻幕遮與—蚀刻氣體反 應而產生; 於該蝕刻反應室中,蝕刻該半導體底材,以形成—凹 溝’該有機聚合物薄膜在該蚀刻程序中提供屏障效果,致 使該凹溝之上緣形成圓滑狀,其中~部份之該有機聚合物 於該蝕刻程序中被蝕去; 口 形成一具氧化物之絕緣層於該凹溝内; 化學機械研磨該絕緣層,以形成一凹溝絕緣層於該凹 溝内; 形成一犧牲絕緣層於該半導體底材上方;以及 以蝕刻清除該犧牲氧化層。 2. 如申請專利範圍第1項之方法,其中上述之蝕刻反應室 包含一電子迴旋磁力加速共振反應室(El ectron Cyclotron Re sona.nce .chamber)0 3 ·如申請專利範圍第2項之方法,其中上述之蝕刻氣體係 為下列之一 :Cl2,HBr,C2F6,CHF3,CF 矽及 SF6。4 6 10 2 7 6. Scope of patent application 1. A method for manufacturing a trench isolation object, at least comprising: forming a photoresist mask on a semiconductor substrate to define a recess An organic polymer film is formed in the reaction chamber at the touch of a touch. The organic polymer film is formed on the semiconductor substrate to cover the surface and sides of the photoresist curtain. A part of the organic polymer film is passed through The photoresist curtain is generated by the reaction with an etching gas; in the etching reaction chamber, the semiconductor substrate is etched to form a groove; the organic polymer film provides a barrier effect in the etching process, causing the groove The upper edge forms a smooth shape, in which ~ part of the organic polymer is etched away in the etching process; an insulating layer with an oxide is formed in the groove; the insulating layer is chemically and mechanically ground to form a A trench insulation layer is formed in the trench; a sacrificial insulation layer is formed over the semiconductor substrate; and the sacrificial oxide layer is removed by etching. 2. The method according to item 1 of the patent application, wherein the above-mentioned etching reaction chamber includes an electron cyclotron magnetic resonance resonance chamber (El ectron Cyclotron Resona.nce .chamber). 0 3. The method according to item 2 of the patent application. Among them, the above-mentioned etching gas system is one of the following: Cl2, HBr, C2F6, CHF3, CF silicon and SF6. 第12頁 4 6 1 Ο 2 7 /、申睛專利範圍 4.—種凹溝 少包括: 直接形 體底材上, 於—蝕 體底材上方 出的半導體 合物薄膜具 於該蝕 溝’該有機 中一部份之 形成一 化學機 溝内; 形成一 以蝕刻 隔離( trench isolation)物的製造方法,至 成—光阻幕遮(Photoresist mask)於一半導 用以定義一凹溝; 刻反應室中,形成一有機聚合物薄膜於該半導 ’該有機聚合物薄膜係藉由該光阻幕遮和暴露 底材與一蚀刻氣體反應而形成’其中該有機聚 有—圓滑之上緣區域; 刻反應室中,融刻該半導體底材以形成一凹 聚合物薄膜致使該凹溝之上緣形成圓滑狀,其 該有機聚合物於該蝕刻程序中被蝕去; • * 具氧化層於該凹溝内; 械研磨該氧化層,以形成一凹溝絕緣層於該凹 犧牲絕緣層於該半導體底材上方;以及 清除該犧牲氧化層。 "";/Λ 5.如申請專利範圍第4項之方法,其中上述之蝕刻反應室 包含一電子迴旋磁力加速共振反應室(Electron Cyclotron Resonance chamber) 〇 6.如申請專利範圍第4項之方法,其中上述之蝕刻氣體係 為下列之一:Cl2、.HBr、C2F6、CHF3、CF 私及 SF6。Page 12 4 6 1 〇 2 7 /, Shen Jing patent scope 4.-a kind of grooves rarely include: directly on the substrate, the semiconductor compound film out of the substrate-the etched groove Part of the organic forms a chemical machine trench; forms a manufacturing method for etching isolation (trench isolation), to form a photoresist mask (half channel) to define a groove; etch reaction In the chamber, an organic polymer film is formed on the semiconducting 'the organic polymer film is formed by the photoresist curtain and exposed substrate reacting with an etching gas', wherein the organic polymer has a smooth upper edge region ; In the etching reaction chamber, melting the semiconductor substrate to form a concave polymer film so that the upper edge of the groove is formed into a smooth shape, and the organic polymer is etched away in the etching process; Inside the groove; mechanically grinding the oxide layer to form a groove insulation layer on the concave sacrificial insulation layer over the semiconductor substrate; and removing the sacrificial oxide layer. " "; / Λ 5. The method according to item 4 of the scope of patent application, wherein the above-mentioned etching reaction chamber contains an electron cyclotron magnetic resonance resonance chamber (Electron Cyclotron Resonance chamber) 〇 6. If the scope of patent application item 4 Method, wherein the above-mentioned etching gas system is one of the following: Cl2, .HBr, C2F6, CHF3, CF and SF6. 第13頁 461027 六、申請專利範圍 7. 如申請專利範圍第4項之方法,更包含於該凹溝蝕刻程 序後,清除剩餘之該有機聚合物薄膜。 8. 如申請專利範圍第4項之方法,更包含於該凹溝蝕刻程 序後,清除該光阻幕遮。Page 13 461027 6. Scope of patent application 7. The method of the scope of patent application No. 4 further includes removing the remaining organic polymer film after the groove etching process. 8. If the method according to item 4 of the patent application scope, further includes removing the photoresist curtain after the groove etching process. 第14頁Page 14
TW89114687A 2000-07-24 2000-07-24 Nitride-free manufacturing method of shallow trench isolation TW461027B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW89114687A TW461027B (en) 2000-07-24 2000-07-24 Nitride-free manufacturing method of shallow trench isolation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW89114687A TW461027B (en) 2000-07-24 2000-07-24 Nitride-free manufacturing method of shallow trench isolation

Publications (1)

Publication Number Publication Date
TW461027B true TW461027B (en) 2001-10-21

Family

ID=21660507

Family Applications (1)

Application Number Title Priority Date Filing Date
TW89114687A TW461027B (en) 2000-07-24 2000-07-24 Nitride-free manufacturing method of shallow trench isolation

Country Status (1)

Country Link
TW (1) TW461027B (en)

Similar Documents

Publication Publication Date Title
CN102150253B (en) The formation method of autoregistration groove
TW419740B (en) Method for etching silicon layer
KR100307651B1 (en) Manufacturing method of semiconductor device
KR101002548B1 (en) Method of forming isolation layer in semiconductor device
TWI251876B (en) Method of pull back for forming shallow trench isolation
US6809395B1 (en) Isolation structure having trench structures formed on both side of a locos
US6500744B2 (en) Methods of forming DRAM assemblies, transistor devices, and openings in substrates
TWI305665B (en) Method for fabricating semiconductor device having trench type device isolation layer
KR19980063317A (en) Device Separation Method of Semiconductor Device
US7339253B2 (en) Retrograde trench isolation structures
TW200421525A (en) Method of forming shallow trench isolation(STI) with chamfered corner
TW461027B (en) Nitride-free manufacturing method of shallow trench isolation
KR20010046153A (en) Method of manufacturing trench type isolation layer in semiconductor device
KR100895810B1 (en) Method for forming isolation layer of semiconductor device
KR100728649B1 (en) Method for forming the isolation layer of semiconductor device
JPH09186145A (en) Method for forming contact hole in semiconductor element
KR100861290B1 (en) Method for forming isolation layer of semiconductor device
TW201336017A (en) Methods for fabricating semiconductor devices with isolation regions having uniform stepheights
KR100701404B1 (en) Method for fabricating trench isolation of semiconductor device using the polymer spacer and semiconductor device therewith
KR100831671B1 (en) Method for forming isolation of semiconductor device
US10199258B2 (en) Method of fabricating isolation structure
TW451398B (en) Manufacturing method of trench isolator with a side extended structure
KR100291417B1 (en) Manufacturing Method for Isolation of Semiconductor Device
KR100800106B1 (en) Method for forming trench isolation layer in semiconductor device
KR100545701B1 (en) Device Separating Method of Semiconductor Device

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MK4A Expiration of patent term of an invention patent