TW376488B - Virtual memory system with local and global virtual address translation - Google Patents
Virtual memory system with local and global virtual address translationInfo
- Publication number
- TW376488B TW376488B TW085112873A TW85112873A TW376488B TW 376488 B TW376488 B TW 376488B TW 085112873 A TW085112873 A TW 085112873A TW 85112873 A TW85112873 A TW 85112873A TW 376488 B TW376488 B TW 376488B
- Authority
- TW
- Taiwan
- Prior art keywords
- address
- virtual
- local
- cache
- global virtual
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/0284—Multiple user address space allocation, e.g. using different base addresses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
- G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
- G06F12/1491—Protection against unauthorised use of memory or access to memory by checking the subject access rights in a hierarchical protection system, e.g. privilege levels, memory rings
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/541,416 US6101590A (en) | 1995-10-10 | 1995-10-10 | Virtual memory system with local and global virtual address translation |
Publications (1)
Publication Number | Publication Date |
---|---|
TW376488B true TW376488B (en) | 1999-12-11 |
Family
ID=24159506
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW085112873A TW376488B (en) | 1995-10-10 | 1996-10-21 | Virtual memory system with local and global virtual address translation |
Country Status (4)
Country | Link |
---|---|
US (5) | US6101590A (zh) |
AU (1) | AU7595596A (zh) |
TW (1) | TW376488B (zh) |
WO (1) | WO1997014084A2 (zh) |
Families Citing this family (72)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6101590A (en) * | 1995-10-10 | 2000-08-08 | Micro Unity Systems Engineering, Inc. | Virtual memory system with local and global virtual address translation |
DE19735948C1 (de) * | 1997-08-19 | 1998-10-01 | Siemens Nixdorf Inf Syst | Verfahren zur Verbesserung der Steuerungsmöglichkeit in Datenverarbeitungsanlagen mit Adreßübersetzung |
JPH11238016A (ja) * | 1998-02-23 | 1999-08-31 | Nec Corp | メモリ保護方法及び装置 |
JP2000057039A (ja) * | 1998-08-03 | 2000-02-25 | Canon Inc | アクセス制御方法及び装置及びファイルシステム及び情報処理装置 |
US6574721B1 (en) * | 1999-08-31 | 2003-06-03 | International Business Machines Corporation | Apparatus and method for providing simultaneous local and global addressing using software to distinguish between local and global addresses |
US6948011B1 (en) * | 1999-12-07 | 2005-09-20 | Advanced Micro Devices | Alternate Register Mapping |
US6594750B1 (en) * | 1999-12-08 | 2003-07-15 | Ati International Srl | Method and apparatus for handling an accessed bit in a page table entry |
US6704851B2 (en) * | 2000-04-26 | 2004-03-09 | Aicas Gmbh | Method of dynamically allocating a memory |
US8037530B1 (en) | 2000-08-28 | 2011-10-11 | Verizon Corporate Services Group Inc. | Method and apparatus for providing adaptive self-synchronized dynamic address translation as an intrusion detection sensor |
US6826684B1 (en) * | 2000-08-28 | 2004-11-30 | Verizon Corporate Services Group Inc. | Sliding scale adaptive self-synchronized dynamic address translation |
US7043633B1 (en) * | 2000-08-28 | 2006-05-09 | Verizon Corporation Services Group Inc. | Method and apparatus for providing adaptive self-synchronized dynamic address translation |
US7739497B1 (en) * | 2001-03-21 | 2010-06-15 | Verizon Corporate Services Group Inc. | Method and apparatus for anonymous IP datagram exchange using dynamic network address translation |
US6779099B2 (en) * | 2001-07-20 | 2004-08-17 | Chien-Tzu Hou | Operation method for controlling access attributes of a memorized page of a memory unit and its structure |
US6516387B1 (en) * | 2001-07-30 | 2003-02-04 | Lsi Logic Corporation | Set-associative cache having a configurable split and unified mode |
US20030046492A1 (en) * | 2001-08-28 | 2003-03-06 | International Business Machines Corporation, Armonk, New York | Configurable memory array |
US6839826B2 (en) * | 2002-02-06 | 2005-01-04 | Sandisk Corporation | Memory device with pointer structure to map logical to physical addresses |
US7055015B2 (en) * | 2002-02-25 | 2006-05-30 | Ricoh Company, Ltd. | Information processing apparatus in which processes can reduce overhead of memory access and efficiently share memory |
US7543087B2 (en) * | 2002-04-22 | 2009-06-02 | Alacritech, Inc. | Freeing transmit memory on a network interface device prior to receiving an acknowledgement that transmit data has been received by a remote device |
US7284265B2 (en) * | 2002-04-23 | 2007-10-16 | International Business Machines Corporation | System and method for incremental refresh of a compiled access control table in a content management system |
US6976023B2 (en) * | 2002-04-23 | 2005-12-13 | International Business Machines Corporation | System and method for managing application specific privileges in a content management system |
US7272550B2 (en) * | 2002-04-23 | 2007-09-18 | International Business Machines Corporation | System and method for configurable binding of access control lists in a content management system |
US7308580B2 (en) * | 2002-04-23 | 2007-12-11 | International Business Machines Corporation | System and method for ensuring security with multiple authentication schemes |
US6912643B2 (en) * | 2002-08-19 | 2005-06-28 | Aristos Logic Corporation | Method of flexibly mapping a number of storage elements into a virtual storage element |
US7529906B2 (en) * | 2003-08-18 | 2009-05-05 | Cray Incorporated | Sharing memory within an application using scalable hardware resources |
US7577816B2 (en) * | 2003-08-18 | 2009-08-18 | Cray Inc. | Remote translation mechanism for a multinode system |
US7266786B2 (en) * | 2002-11-05 | 2007-09-04 | Sonics, Inc. | Method and apparatus for configurable address mapping and protection architecture and hardware for on-chip systems |
US7020760B2 (en) * | 2002-12-16 | 2006-03-28 | International Business Machines Corporation | Hybrid logical block virtualization system for a storage area network |
US7269825B1 (en) * | 2002-12-27 | 2007-09-11 | Unisys Corporation | Method and system for relative address translation |
US6981125B2 (en) * | 2003-04-22 | 2005-12-27 | International Business Machines Corporation | Method and apparatus for managing shared virtual storage in an information handling system |
US7366873B1 (en) | 2003-08-18 | 2008-04-29 | Cray, Inc. | Indirectly addressed vector load-operate-store method and apparatus |
US7437521B1 (en) | 2003-08-18 | 2008-10-14 | Cray Inc. | Multistream processing memory-and barrier-synchronization method and apparatus |
US7743223B2 (en) * | 2003-08-18 | 2010-06-22 | Cray Inc. | Decoupling of write address from its associated write data in a store to a shared memory in a multiprocessor system |
US7503048B1 (en) | 2003-08-18 | 2009-03-10 | Cray Incorporated | Scheduling synchronization of programs running as streams on multiple processors |
US7334110B1 (en) | 2003-08-18 | 2008-02-19 | Cray Inc. | Decoupled scalar/vector computer architecture system and method |
US7735088B1 (en) | 2003-08-18 | 2010-06-08 | Cray Inc. | Scheduling synchronization of programs running as streams on multiple processors |
US7519771B1 (en) | 2003-08-18 | 2009-04-14 | Cray Inc. | System and method for processing memory instructions using a forced order queue |
US7543133B1 (en) * | 2003-08-18 | 2009-06-02 | Cray Inc. | Latency tolerant distributed shared memory multiprocessor computer |
US7421565B1 (en) * | 2003-08-18 | 2008-09-02 | Cray Inc. | Method and apparatus for indirectly addressed vector load-add -store across multi-processors |
US8307194B1 (en) | 2003-08-18 | 2012-11-06 | Cray Inc. | Relaxed memory consistency model |
US8069192B2 (en) * | 2004-03-22 | 2011-11-29 | Microsoft Corporation | Computing device with relatively limited storage space and operating / file system thereof |
US7647358B2 (en) * | 2004-03-22 | 2010-01-12 | Microsoft Corporation | Computing device with relatively limited storage space and operating/file system thereof |
US7370171B1 (en) * | 2004-04-26 | 2008-05-06 | Sun Microsystems, Inc. | Scalable buffer control for a tracing framework |
US7206915B2 (en) * | 2004-06-03 | 2007-04-17 | Emc Corp | Virtual space manager for computer having a physical address extension feature |
US20060004941A1 (en) * | 2004-06-30 | 2006-01-05 | Shah Hemal V | Method, system, and program for accessesing a virtualized data structure table in cache |
US8250296B2 (en) * | 2004-12-01 | 2012-08-21 | Dell Products L.P. | System and method for information handling system memory page mapping optimization |
US7890721B2 (en) * | 2005-02-16 | 2011-02-15 | Atmel Corporation | Implementation of integrated status of a protection register word in a protection register array |
US7478769B1 (en) | 2005-03-09 | 2009-01-20 | Cray Inc. | Method and apparatus for cooling electronic components |
US20060230198A1 (en) * | 2005-03-30 | 2006-10-12 | Kabushiki Kaisha Toshiba | Data processing circuit, data processing method and image forming apparatus |
WO2006111688A1 (en) * | 2005-04-20 | 2006-10-26 | Arm Limited | Mapping an input data value to a resultant data value |
US7616210B2 (en) * | 2005-08-23 | 2009-11-10 | Canon Kabushiki Kaisha | Memory apparatus and memory control method |
US8028133B2 (en) * | 2006-02-22 | 2011-09-27 | Oracle America, Inc. | Globally incremented variable or clock based methods and apparatus to implement parallel transactions |
US8065499B2 (en) * | 2006-02-22 | 2011-11-22 | Oracle America, Inc. | Methods and apparatus to implement parallel transactions |
US7809922B2 (en) * | 2007-10-21 | 2010-10-05 | International Business Machines Corporation | Translation lookaside buffer snooping within memory coherent system |
US7979681B2 (en) * | 2007-11-20 | 2011-07-12 | Qualcomm Incorporated | System and method of selectively accessing a register file |
US8214604B2 (en) * | 2008-02-01 | 2012-07-03 | International Business Machines Corporation | Mechanisms to order global shared memory operations |
US7873879B2 (en) * | 2008-02-01 | 2011-01-18 | International Business Machines Corporation | Mechanism to perform debugging of global shared memory (GSM) operations |
US8239879B2 (en) * | 2008-02-01 | 2012-08-07 | International Business Machines Corporation | Notification by task of completion of GSM operations at target node |
US8275947B2 (en) * | 2008-02-01 | 2012-09-25 | International Business Machines Corporation | Mechanism to prevent illegal access to task address space by unauthorized tasks |
US8255913B2 (en) * | 2008-02-01 | 2012-08-28 | International Business Machines Corporation | Notification to task of completion of GSM operations by initiator node |
US8484307B2 (en) * | 2008-02-01 | 2013-07-09 | International Business Machines Corporation | Host fabric interface (HFI) to perform global shared memory (GSM) operations |
US8146094B2 (en) * | 2008-02-01 | 2012-03-27 | International Business Machines Corporation | Guaranteeing delivery of multi-packet GSM messages |
US8200910B2 (en) * | 2008-02-01 | 2012-06-12 | International Business Machines Corporation | Generating and issuing global shared memory operations via a send FIFO |
JP2009205445A (ja) * | 2008-02-28 | 2009-09-10 | Sony Corp | アドレス変換回路 |
US8312219B2 (en) * | 2009-03-02 | 2012-11-13 | International Business Machines Corporation | Hybrid caching techniques and garbage collection using hybrid caching techniques |
US9116845B2 (en) | 2011-02-23 | 2015-08-25 | Freescale Semiconductor, Inc. | Remote permissions provisioning for storage in a cache and device therefor |
US8949551B2 (en) | 2011-02-23 | 2015-02-03 | Freescale Semiconductor, Inc. | Memory protection unit (MPU) having a shared portion and method of operation |
US9767268B2 (en) | 2011-04-20 | 2017-09-19 | International Business Machines Corporation | Optimizing a compiled access control table in a content management system |
US8639895B2 (en) | 2011-07-14 | 2014-01-28 | Freescale Semiconductor, Inc. | Systems and methods for memory region descriptor attribute override |
US10353818B1 (en) | 2013-02-27 | 2019-07-16 | EMC IP Holding Company LLC | Dataset paging cache for storage system |
US9940069B1 (en) * | 2013-02-27 | 2018-04-10 | EMC IP Holding Company LLC | Paging cache for storage system |
US9530000B2 (en) * | 2013-06-14 | 2016-12-27 | Microsoft Technology Licensing, Llc | Secure privilege level execution and access protection |
WO2016023166A1 (zh) * | 2014-08-12 | 2016-02-18 | 华为技术有限公司 | 管理文件的方法、分布式存储系统和管理节点 |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3938097A (en) * | 1974-04-01 | 1976-02-10 | Xerox Corporation | Memory and buffer arrangement for digital computers |
US5241666A (en) * | 1979-06-04 | 1993-08-31 | Unisys Corporation | Variable rate improvement of disc cache subsystem |
US4315310A (en) * | 1979-09-28 | 1982-02-09 | Intel Corporation | Input/output data processing system |
US4500952A (en) * | 1980-05-23 | 1985-02-19 | International Business Machines Corporation | Mechanism for control of address translation by a program using a plurality of translation tables |
US4442484A (en) * | 1980-10-14 | 1984-04-10 | Intel Corporation | Microprocessor memory management and protection mechanism |
JPS58102381A (ja) | 1981-12-15 | 1983-06-17 | Nec Corp | バツフアメモリ |
US4539637A (en) * | 1982-08-26 | 1985-09-03 | At&T Bell Laboratories | Method and apparatus for handling interprocessor calls in a multiprocessor system |
US4710868A (en) * | 1984-06-29 | 1987-12-01 | International Business Machines Corporation | Interconnect scheme for shared memory local networks |
US4792895A (en) * | 1984-07-30 | 1988-12-20 | International Business Machines Corp. | Instruction processing in higher level virtual machines by a real machine |
US4695948A (en) * | 1985-02-28 | 1987-09-22 | International Business Machines Corporation | Bus to bus converter using a RAM for multiple address mapping |
US4809160A (en) * | 1985-10-28 | 1989-02-28 | Hewlett-Packard Company | Privilege level checking instruction for implementing a secure hierarchical computer system |
US5091846A (en) | 1986-10-03 | 1992-02-25 | Intergraph Corporation | Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency |
US5148536A (en) * | 1988-07-25 | 1992-09-15 | Digital Equipment Corporation | Pipeline having an integral cache which processes cache misses and loads data in parallel |
GB8823077D0 (en) | 1988-09-30 | 1988-11-09 | Int Computers Ltd | Data processing apparatus |
US5222223A (en) | 1989-02-03 | 1993-06-22 | Digital Equipment Corporation | Method and apparatus for ordering and queueing multiple memory requests |
US4985825A (en) | 1989-02-03 | 1991-01-15 | Digital Equipment Corporation | System for delaying processing of memory access exceptions until the execution stage of an instruction pipeline of a virtual memory system based digital computer |
IT1228728B (it) * | 1989-03-15 | 1991-07-03 | Bull Hn Information Syst | Sistema multiprocessore con replicazione di dati globali e due livelli di unita' di traduzione indirizzi. |
US5067078A (en) | 1989-04-17 | 1991-11-19 | Motorola, Inc. | Cache which provides status information |
US5226133A (en) * | 1989-12-01 | 1993-07-06 | Silicon Graphics, Inc. | Two-level translation look-aside buffer using partial addresses for enhanced speed |
US5132927A (en) | 1990-10-09 | 1992-07-21 | Tandem Computers Incorporated | System for cache space allocation using selective addressing |
JPH04246745A (ja) * | 1991-02-01 | 1992-09-02 | Canon Inc | 情報処理装置及びその方法 |
US5303378A (en) * | 1991-05-21 | 1994-04-12 | Compaq Computer Corporation | Reentrant protected mode kernel using virtual 8086 mode interrupt service routines |
US5319760A (en) * | 1991-06-28 | 1994-06-07 | Digital Equipment Corporation | Translation buffer for virtual machines with address space match |
US5430850A (en) * | 1991-07-22 | 1995-07-04 | Massachusetts Institute Of Technology | Data processing system with synchronization coprocessor for multiple threads |
GB9118312D0 (en) | 1991-08-24 | 1991-10-09 | Motorola Inc | Real time cache implemented by dual purpose on-chip memory |
US5390310A (en) * | 1991-09-30 | 1995-02-14 | Apple Computer, Inc. | Memory management unit having cross-domain control |
US5414827A (en) * | 1991-12-19 | 1995-05-09 | Opti, Inc. | Automatic cache flush |
US5420998A (en) * | 1992-04-10 | 1995-05-30 | Fujitsu Limited | Dual memory disk drive |
US5410669A (en) | 1993-04-05 | 1995-04-25 | Motorola, Inc. | Data processor having a cache memory capable of being used as a linear ram bank |
US5557769A (en) * | 1994-06-17 | 1996-09-17 | Advanced Micro Devices | Mechanism and protocol for maintaining cache coherency within an integrated processor |
US5619673A (en) | 1994-06-29 | 1997-04-08 | Intel Corporation | Virtual access cache protection bits handling method and apparatus |
JP3724001B2 (ja) | 1994-12-12 | 2005-12-07 | 富士通株式会社 | 情報処理装置 |
US6006318A (en) * | 1995-08-16 | 1999-12-21 | Microunity Systems Engineering, Inc. | General purpose, dynamic partitioning, programmable media processor |
US5742840A (en) * | 1995-08-16 | 1998-04-21 | Microunity Systems Engineering, Inc. | General purpose, multiple precision parallel operation, programmable media processor |
US6101590A (en) * | 1995-10-10 | 2000-08-08 | Micro Unity Systems Engineering, Inc. | Virtual memory system with local and global virtual address translation |
US6000012A (en) * | 1996-12-09 | 1999-12-07 | International Business Machines Corporation | Method and apparatus for prioritizing and routing commands from a command source to a command sink |
US6484237B1 (en) | 1999-07-15 | 2002-11-19 | Texas Instruments Incorporated | Unified multilevel memory system architecture which supports both cache and addressable SRAM |
US6606686B1 (en) | 1999-07-15 | 2003-08-12 | Texas Instruments Incorporated | Unified memory system architecture including cache and directly addressable static random access memory |
-
1995
- 1995-10-10 US US08/541,416 patent/US6101590A/en not_active Expired - Lifetime
-
1996
- 1996-10-10 AU AU75955/96A patent/AU7595596A/en not_active Abandoned
- 1996-10-10 WO PCT/US1996/016297 patent/WO1997014084A2/en active Application Filing
- 1996-10-21 TW TW085112873A patent/TW376488B/zh active
-
2000
- 2000-05-12 US US09/570,402 patent/US6427190B1/en not_active Ceased
- 2000-05-12 US US09/570,397 patent/US6256715B1/en not_active Expired - Lifetime
-
2004
- 2004-07-29 US US10/901,482 patent/USRE39500E1/en not_active Expired - Lifetime
-
2006
- 2006-11-30 US US11/606,321 patent/USRE43798E1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
WO1997014084A3 (en) | 1997-10-23 |
USRE39500E1 (en) | 2007-02-27 |
USRE43798E1 (en) | 2012-11-06 |
US6427190B1 (en) | 2002-07-30 |
AU7595596A (en) | 1997-04-30 |
US6256715B1 (en) | 2001-07-03 |
US6101590A (en) | 2000-08-08 |
WO1997014084A2 (en) | 1997-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW376488B (en) | Virtual memory system with local and global virtual address translation | |
US10740249B2 (en) | Maintaining processor resources during architectural events | |
US10089240B2 (en) | Cache accessed using virtual addresses | |
JP3998787B2 (ja) | 様々なデフォルト・アドレス変換属性を事前ロードする方法および装置 | |
US5123094A (en) | Interprocessor communications includes second CPU designating memory locations assigned to first CPU and writing their addresses into registers | |
EP0215544B1 (en) | Virtual memory address fetching | |
EP1096385B1 (en) | A method and apparatus for forming an entry address | |
US5095526A (en) | Microprocessor with improved interrupt response with interrupt data saving dependent upon processor status | |
US5060137A (en) | Explicit instructions for control of translation lookaside buffers | |
US20040117587A1 (en) | Hardware managed virtual-to-physical address translation mechanism | |
JPH03220644A (ja) | コンピユータ装置 | |
EP0243724A3 (en) | Multilevel storage hierarchy with a variable address mode | |
US20040117588A1 (en) | Access request for a data processing system having no system memory | |
KR960001945B1 (ko) | 우선변환참조버퍼에서 적중수를 증가시키기 위한 장치 | |
US9996474B2 (en) | Multiple stage memory management | |
JP3045952B2 (ja) | フルアソシアティブ・アドレス変換器 | |
CA2107056A1 (en) | Method and System for Increased System Memory Concurrency in a Multiprocessor Computer System | |
US6430664B1 (en) | Digital signal processor with direct and virtual addressing | |
US20040117590A1 (en) | Aliasing support for a data processing system having no system memory | |
US20050055528A1 (en) | Data processing system having a physically addressed cache of disk memory | |
GB2372589A (en) | Aliasing of entries in a main memory to avoid the reading of incorrect cache entries by a processor | |
EP0212129B1 (en) | Method of updating information in a translation lookaside buffer | |
US6766435B1 (en) | Processor with a general register set that includes address translation registers | |
JPH01108651A (ja) | コンピュータ装置およびコンピュータ装置においてキャッシュデータアレイ内のデータの不一致を検出して修正する方法 | |
Frink et al. | The cache architecture of the Apollo DN4000 |