TW345663B - Semiconductor memory device - Google Patents

Semiconductor memory device

Info

Publication number
TW345663B
TW345663B TW086116154A TW86116154A TW345663B TW 345663 B TW345663 B TW 345663B TW 086116154 A TW086116154 A TW 086116154A TW 86116154 A TW86116154 A TW 86116154A TW 345663 B TW345663 B TW 345663B
Authority
TW
Taiwan
Prior art keywords
memory cell
cell array
semiconductor memory
read
memory device
Prior art date
Application number
TW086116154A
Other languages
English (en)
Inventor
Tuyokazu Morishita
Original Assignee
Oki Electric Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Ind Co Ltd filed Critical Oki Electric Ind Co Ltd
Application granted granted Critical
Publication of TW345663B publication Critical patent/TW345663B/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
TW086116154A 1996-11-01 1997-10-30 Semiconductor memory device TW345663B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8291694A JPH10144071A (ja) 1996-11-01 1996-11-01 半導体記憶装置

Publications (1)

Publication Number Publication Date
TW345663B true TW345663B (en) 1998-11-21

Family

ID=17772203

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086116154A TW345663B (en) 1996-11-01 1997-10-30 Semiconductor memory device

Country Status (7)

Country Link
US (1) US5956287A (zh)
EP (1) EP0840203B1 (zh)
JP (1) JPH10144071A (zh)
KR (1) KR100343831B1 (zh)
CN (1) CN1124609C (zh)
DE (1) DE69725088T2 (zh)
TW (1) TW345663B (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI982040A (fi) 1998-09-22 2000-03-23 Nokia Multimedia Network Terminals Oy Menetelmä ja laite datavirran synkronoimiseksi
TW535161B (en) * 1999-12-03 2003-06-01 Nec Electronics Corp Semiconductor memory device and its testing method
US6826657B1 (en) * 2001-09-10 2004-11-30 Rambus Inc. Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modules
US7057249B2 (en) * 2003-07-02 2006-06-06 Hewlett-Packard Development Company, L.P. Magnetic memory device
CN100538886C (zh) * 2005-03-04 2009-09-09 中国科学院计算技术研究所 多维数组在动态随机存取存储器上的快速读写方法和装置
KR100721021B1 (ko) 2006-02-15 2007-05-23 삼성전자주식회사 반도체 메모리 장치의 버스트 리드 회로 및 버스트 데이터출력 방법
KR102271502B1 (ko) * 2017-10-25 2021-07-01 삼성전자주식회사 메모리 장치 및 그 제어 방법

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2187006B (en) * 1986-02-25 1990-01-10 Sony Corp Random access memory apparatus
US4959771A (en) * 1987-04-10 1990-09-25 Prime Computer, Inc. Write buffer for a digital processing system
US5255238A (en) * 1988-09-08 1993-10-19 Hitachi, Ltd. First-in first-out semiconductor memory device
US5058065A (en) * 1990-02-26 1991-10-15 Eastman Kodak Company Memory based line-delay architecture
JP2775549B2 (ja) * 1992-05-08 1998-07-16 三菱電機株式会社 連想メモリセルおよび連想メモリ回路
JP3283659B2 (ja) * 1993-10-07 2002-05-20 富士通株式会社 Ｆｉｆｏメモリの誤動作検出方法及び装置

Also Published As

Publication number Publication date
KR19980042012A (ko) 1998-08-17
EP0840203B1 (en) 2003-09-24
JPH10144071A (ja) 1998-05-29
EP0840203A2 (en) 1998-05-06
DE69725088D1 (de) 2003-10-30
KR100343831B1 (ko) 2002-09-18
CN1181595A (zh) 1998-05-13
DE69725088T2 (de) 2004-06-24
EP0840203A3 (en) 1998-12-30
US5956287A (en) 1999-09-21
CN1124609C (zh) 2003-10-15

Similar Documents

Publication Publication Date Title
MY119477A (en) Integrated circuit memory and method for transferring data using a volatile memory to buffer data for a nonvolatile memory array
TW338106B (en) Semiconductor memory testing apparatus
TW331640B (en) Data storage device.
TW280028B (en) Integrated circuit memory
KR20010007493A (ko) 직접 프리페치 및 복원 동작이 가능한 라인 버퍼형 반도체메모리 장치
KR890008691A (ko) 데이타 프로세서 디바이스
TW331028B (en) Semiconductor memory device
CA2219844A1 (en) Method and apparatus for testing multi-port memory
TW375706B (en) Programmable memory access
CA2150580A1 (en) Communication Data Receiver
AU2001287197A1 (en) Memory device having posted write per command
KR890003688B1 (en) Buffer-storage control system
EP1215678A3 (en) Semiconductor memory, and memory access method
AU4921100A (en) Memory array with address scrambling
AU2001261549A1 (en) Transparent continuous refresh ram cell architecture
EP0913834A4 (zh)
TW345663B (en) Semiconductor memory device
TW344896B (en) Semiconductor memory device
EP0454061A3 (en) Dynamic random access memory device with improved power supply system for speed-up of rewriting operation on data bits read-out from memory cells
KR890013651A (ko) 프로세서로 제어되는 플레시 메모리용 지령포트 구조
IL135311A0 (en) Method and apparatus for controlling shared memory access
EP0788107A3 (en) Semiconductor memory device
PL356023A1 (en) Usage of an sdram as storage for correction and track buffering in frontend ics of optical recording or reproduction devices
GR990100210A (el) Ενσωματωμενες δομες αυτοελεγχου και αλγοριθμοι ελεγχου για μνημες τυχαιας προσπελασης
TW328174B (en) Semiconductor memory device and memory copying method