TW317031B - - Google Patents

Download PDF

Info

Publication number
TW317031B
TW317031B TW085115103A TW85115103A TW317031B TW 317031 B TW317031 B TW 317031B TW 085115103 A TW085115103 A TW 085115103A TW 85115103 A TW85115103 A TW 85115103A TW 317031 B TW317031 B TW 317031B
Authority
TW
Taiwan
Prior art keywords
line
crystal
storage
gate
drain
Prior art date
Application number
TW085115103A
Other languages
English (en)
Chinese (zh)
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of TW317031B publication Critical patent/TW317031B/zh

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0441Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18Bit line organisation; Bit line lay-out
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/14Word line organisation; Word line lay-out
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Read Only Memory (AREA)
TW085115103A 1995-12-07 1996-12-06 TW317031B (enrdf_load_stackoverflow)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR19950047449 1995-12-07
KR1019960034768A KR100200725B1 (ko) 1995-12-07 1996-08-21 비휘발성 메모리 소자

Publications (1)

Publication Number Publication Date
TW317031B true TW317031B (enrdf_load_stackoverflow) 1997-10-01

Family

ID=19438299

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085115103A TW317031B (enrdf_load_stackoverflow) 1995-12-07 1996-12-06

Country Status (2)

Country Link
KR (1) KR100200725B1 (enrdf_load_stackoverflow)
TW (1) TW317031B (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
KR970051172A (ko) 1997-07-29
KR100200725B1 (ko) 1999-06-15

Similar Documents

Publication Publication Date Title
US6809967B2 (en) Data writing method for semiconductor memory device and semiconductor memory device
US5835409A (en) Compact page-erasable EEPROM non-volatile memory
JP4058232B2 (ja) 半導体装置及びicカード
KR100391404B1 (ko) 반도체 메모리
US4380057A (en) Electrically alterable double dense memory
EP0042964B1 (en) Memory matrix using one-transistor floating gate mos cells
US20080048239A1 (en) Semiconductor memory device having DRAM cell mode and non-volatile memory cell mode and operation method thereof
US20060193174A1 (en) Non-volatile and static random access memory cells sharing the same bitlines
TW451484B (en) Nonvolatile semiconductor memory device
US6295226B1 (en) Memory device having enhanced programming and/or erase characteristics
JPH08316344A (ja) 2層フローティングゲート構造のマルチビット対応セルを有する不揮発性メモリ及びそのプログラム/消去/読出方法
JPH0130313B2 (enrdf_load_stackoverflow)
US5687119A (en) Semiconductor memory device with floating gate electrode
US20150179270A1 (en) Method and System for Reducing the Size of Nonvolatile Memories
TW201503140A (zh) 用於反及閘快閃記憶體裝置之友善光刻局部讀取電路及其製造方法
TWI596615B (zh) 非揮發性半導體儲存裝置及其抹除方法
KR100460020B1 (ko) 트랜지스터,트랜지스터어레이및불휘발성반도체메모리
JP2006060030A (ja) 半導体記憶装置
EP0055803A2 (en) Semiconductor memory
JPH0154796B2 (enrdf_load_stackoverflow)
TW317031B (enrdf_load_stackoverflow)
KR19980033278A (ko) 불휘발성 반도체 메모리 장치
JPH0577189B2 (enrdf_load_stackoverflow)
Ohi et al. An asymmetrical offset source/drain structure for virtual ground array Flash memory with DINOR operation
JP2944433B2 (ja) 2層フローティングゲート構造のマルチビット対応セルを有する不揮発性メモリ及びそのプログラム方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees