TW314622B - Memory fault-tolerant reading/writing method and device - Google Patents

Memory fault-tolerant reading/writing method and device Download PDF

Info

Publication number
TW314622B
TW314622B TW83106730A TW83106730A TW314622B TW 314622 B TW314622 B TW 314622B TW 83106730 A TW83106730 A TW 83106730A TW 83106730 A TW83106730 A TW 83106730A TW 314622 B TW314622 B TW 314622B
Authority
TW
Taiwan
Prior art keywords
data
writing
reading
memory
address
Prior art date
Application number
TW83106730A
Other languages
Chinese (zh)
Inventor
Jeng-Jong Day
Wei-Farn Lu
Original Assignee
Elan Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elan Electronics Co Ltd filed Critical Elan Electronics Co Ltd
Priority to TW83106730A priority Critical patent/TW314622B/en
Application granted granted Critical
Publication of TW314622B publication Critical patent/TW314622B/en

Links

Landscapes

  • Storage Device Security (AREA)

Abstract

A memory fault-tolerant reading/writing method and device comprises of:(1) before having access to memory, first reading memory data to buffer;(2) writing test data to the memory address; (3) reading the memory address content and matching it, when matching error appears, directly making memory point to another address and repeating the above operation; (4) when the above matching is correct, then being able to execute reading/writing operation; (5) forming one memory fault-tolerant reading/writing method which can skip memory damage block and have access to normal region.

Description

314622 A7 B7 五、發明説明() 本發明係一種記億體容錯讀寫方法及裝置,主要為一 種可於進行記億體資料存取前先進行取出該位址資料至一 暫存區,再直接對記億體位址進行寫入測試資料及核對資 料正確性,可在比對錯誤時,使位址計數器加一指向下一 記億位址並重覆前述寫入及比對步铤,而於比對正確時, 始對該可正確寫入之記億體位址進行寫入資料或直接由暫 存區黷出資料至外部,提供一種可跳過不正常記憧匾而達 到確保資料正確性之容錯讀寫方法,此外,其記億位址亦 可由一隨機映對位址計數器予以對應至記憧醴之不同B域 上,更可免除記億鳢同一匾域損壊所造成作業耗時之缺黏 〇 經濟部中央揉準局負工消费合作社印製 按現今用以提供資料處理及程式執行,均為透過記億 體予以連成,而在記億《與中央處理單元之間則有極為頻 繁的寫入及讀出之處理步親[,若記億體有部份區域損壊或 動作不正常時,卽導致當機或處理中斷,故而為確保寫入 記憧體或由記億匾讀出資料之正確性,均設置有所謂的结 和核對記億鱧(PARITY CHECK MEMORY),以比對出記憧饉錯 誤問題,並中斷程式執行,然此等方式在於一些不容許中 斷之使用場合,邸顯示其不具實用性,僅屬一種消極通報 錯誤的方法,而積極的作法應為可跳過錯誤E域而對其他 正常記億區域動作始能在不中斷之狀況下完成作業者,而 此等較新穎之觀念卽為所諝的Γ容錯能力』,此等容錯設 計卽在電腦網路伺服器上之硬碟機上已有採用,其為使用 83.5 5,000 0.88 (請先閲讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家揉準(CNS ) A4規格(210X297公釐) ^14622 、 A7 - __B7___ 五、發明説明() 兩部或多部硬碟機儲存相同資料,而在其一硬碟機錯誤時 ,即由另一硬碟機上線使用,達到免除作業中斷之問題, (請先閲讀背面之注意事項再填寫本頁) 而對於記億體容錯方面,亦有申請第八一二〇六〇八一號 『採用具有缺陷之動態記億鱷之電腦裝置』案提出一解決 方案,然其為事先對記億體測試,將損壤的部份之位址 (ADDRESS)存入於一額外的査表記億髏(BUFFER)内,而在使 用記億髏時,即将欲使用之記億鱧位址對査表記億體内之 值比對,若值相同,即表示此位址為損壊.達到據以排除 損壞的部份,達到令具有損壊區之記億體仍可正常使用, 然而此等方式之缺點為: ㈠需增加一額外的査表記億體,邸導致佔用空間增加及增加 成本。 ㈡該額外缓衝器之容童相當有限,只能儲存少於特定損壊程 度之記億體,亦即較多損壞的記億體即無法適用,導致其 實際應用之限制及缺乏彈性。 ㈢無法隨時査覺使用中之損壊問題,亦卽其為採用事先測試 ,而在使用中完全無任何檢測之動作,是以,對於使用中314622 A7 B7 5. Description of the invention () The present invention is a fault-tolerant reading and writing method and device for billion-memory volume, which is mainly a kind of method that can take out the address data to a temporary storage area before accessing the billion-memory volume data. Directly write test data and verify the correctness of the address of the memory, you can make the address counter increase by one to point to the next address of the billion and repeat the previous step of writing and comparing when the comparison is wrong. When the comparison is correct, data should be written to the address that can be written correctly or the data can be directly exported from the temporary storage area to the outside, providing a way to ensure the correctness of the data by skipping abnormal plaques. Fault-tolerant reading and writing method, in addition, its billion address can be mapped to a different B domain of the memory by a random mapping address counter, which can also avoid the time-consuming operation caused by the loss of the same plaque field of the memory. The printing of the Negative Workers ’Consumer Cooperative of the Central Ministry of Economic Affairs of the Ministry of Economic Affairs is currently used to provide data processing and program execution, all of which are connected through a billion-element body. Write And the reading process [, if there are some areas of the Jiyi body damaged or the movement is abnormal, it will cause a crash or processing interruption, so in order to ensure the correctness of writing the memory or reading the data from the Jiyi plaque , Are set up with the so-called knot and check memory PARITY (PARITY CHECK MEMORY), to compare the memory error problem, and interrupt the program execution, but these methods are in some use cases that do not allow interruption, Di shows that it does not have Practicability is only a method of passively reporting errors, and the positive approach should be to skip the error E domain and perform operations on other normal billion-counting areas without interruption. These relatively new ones The concept is Γ fault-tolerant ability ”. These fault-tolerant designs have been adopted on hard drives on computer network servers. They are 83.5 5,000 0.88 (please read the precautions on the back before filling this page ) This paper scale is applicable to China National Standard (CNS) A4 specification (210X297mm) ^ 14622, A7-__B7___ V. Description of invention () Two or more hard drives store the same data, and one hard drive wrong If it is wrong, it will be used by another hard drive to avoid the interruption of the operation. (Please read the precautions on the back before filling out this page). For the fault tolerance of 100 million, there is also an application for 8126. No. 81 "A computer device with a defective dynamic billion-dollar crocodile" case proposed a solution, but it is to test the billion-dimensional body in advance, and store the address of the damaged part (ADDRESS) in an extra In the lookup table of the Billion Cross (BUFFER), when using the Billion Cross, the address of the Billionfish that you want to use is compared to the value in the body of the Lookup Table. If the values are the same, it means that this address is damaged. To achieve the part where the damage is eliminated, and to achieve the use of damage to the billion body can still be used normally, but the shortcomings of these methods are: (1) need to add an additional look-up table body, resulting in increased space occupation and increased cost . (2) The capacity of the extra buffer is quite limited, and it can only store billions of objects with less than a certain degree of damage, that is, the more damaged ones can not be applied, resulting in its practical application restrictions and lack of flexibility. (3) It is impossible to detect the damage problem in use at any time, but it is to use pre-test, and there is no any detection action during use, so, for use

經濟部中央標準局負工消費合作社印$L 問 之 機 當 致 導 能 可 即 題 問 等 此 知 /31 即 立 法 無 gn 顔 損 〇 之題 邸必 法之 無強 及加 彰以 不予 益有 效當 術 , 技下 錯題 容問 體用 億使 記際 見實 習之 逑壞 上損 於除 基排 故及 査 檢 時 要 及 法 方 寫 謓 錯 容 體 億 記 種 - 供 提 於 的 百 要 主 之 明 發 本 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 83.5 5,000 0.88 經濟部中央橾準局負工消费合作社印装 Α7 Β7 五、發明説明() 裝置,邸在解決傳统記億體無法達到即時容錯功能下,主 要為在使用記億體期間邸先行對記億位址進行資料鎖定, 然後對記億體位址進行寫入測試資料、比對、比對錯誤時 ,即指向記億腥下一位址,以重覆前述澜試步驟,而當比 對相符時,卽表示記億體位址正常,故可進行記億體之謓 寫作業,此等記億體容錯讀寫方法,卽提供一種使用記億 腰時,可跳過記隹匾損壤區域而進行正常讀寫作業者,故 其方式上,邸無需記億體損壊範圍大小之限制,亦無需額 外的査表記億體之空間佔用問題,誠為一新穎且具進步性 之記億體邸時容錯方法者β 本發明之次一目的在於提供一種記億體容錯謓寫方法 及裝置,為使其更具慝用價值,尤針對記億體最經常發生 的整個區塊(BLOCK)損顔(如整值ROW或整俚COLUM N損毅),則在掃描記億鳢各位址,則採用一對記億體各 位址呈跳動而呈非連缠位址之存取,以提昇連續檢査之正 確率者》 本發明之另一目的在於提供一種記億體容錯謓寫方法 及裝置,其容錯讀寫裝置之實施方式上,可在記億體的前 端設置一預先暫存記億體位址資料之暫存區及可供寫入資 料至記億區及核對記億區是否正常之資料存取單元及一可 隨機取出記億區位址相應資料之随機映對位址計數器等構 造,提供一種可跳過記億髏損壊區域而將資料於正常區域 存取之具有容錯效能之讀寫法及讀寫裝置β 本纸張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 83.5 5,000 0.88 (請先閲讀背面之注意事項再填寫本頁) -裝·The Ministry of Economic Affairs, Central Bureau of Standards, Negative Labor Consumer Cooperative printed a $ L to ask the opportunity to ask questions, such as knowing the question / 31 that there is no gn and no damage to the law. Skills, skills, wrong questions, questions, questions, questions, questions, questions, questions, questions, questions, questions, questions, questions, questions, questions, questions, questions, questions, questions Mingfa's original paper size is applicable to China National Standard (CNS) A4 specification (210X297mm) 83.5 5,000 0.88 Ministry of Economic Affairs Central Bureau of Accreditation Consumer Cooperative Printed Α7 Β7 5. Invention description () device, Di is solving traditional When the system cannot achieve the real-time fault tolerance function, it is mainly for Di to lock the data of the billion address during the use of the billion, and then write the test data, comparison and comparison error to the address of the billion. The next address of Yixing is to repeat the previous test steps. When the comparison matches, it means that the address of Yiyi is normal, so it is possible to perform the writing operation of Yiyi, which is fault-tolerant. As a writing method, it provides a method for skipping the plaque damage to the soil area and performing normal reading and writing operations when using the memory. Therefore, the method does not require the limit of the size of the body to record the body and no additional checks. It is a novel and progressive fault-tolerant method for the memory of billions of objects to represent the space occupation problem of billions of objects. The second object of the present invention is to provide a method and device for writing errors of billions of objects. Use value, especially for the entire block (BLOCK) loss that occurs most frequently (such as the integer value ROW or the entire COLUMN loss), then scan the location of the record to use a pair of record Those whose addresses are beating and non-contiguous addresses are improved to improve the accuracy of continuous inspection. Another object of the present invention is to provide a method and device for writing 100 million body-tolerant errors, and its fault-tolerant reading and writing device In the implementation manner, a temporary storage area for pre-storing the address data of the billion body and a data access unit that can write data to the billion area and check whether the billion area is normal and a device can be provided at the front end of the billion body Randomly take out the address of the billion area According to the structure of the random mapping address counter of the data, it provides a fault-tolerant reading and writing method and a reading and writing device that can skip the memory area and access the data in the normal area. This paper standard is suitable for China National Standard (CNS) A4 specification (210X297mm) 83.5 5,000 0.88 (please read the precautions on the back before filling this page) -installed ·

,tT S14622 A7 B7 經濟部中央揉牟局貝工消費合作杜印製 五、發明説明( ) - 為 使 貴 審 査 委 能 進 — 步 瞭 解 本 發 明 之 方 法 9 持 戡 | 及 其 他 百 的 9 玆 附 以 圖 式 詳 细 説 明 如 后 ( - ) • 圖 式 部 份 /<***\ 1 請 I 第 — 圖 傜 本 發 明 之 記 億 體 容 錯 即 時 測 試 流 程 圖 0 先 閎 1 1 第 二 圖 傜 本 發 明 之 實 施 例 方 塊 圖 〇 *Ά 背 Sj 1 I 之 1 第 三 圖 傷 本 發 明 之 實 施 例 動 作 流 程 圖 〇 注 意 1 1 第 四 圖 : % 本 發 明 之 實 施 例 資 料 存 取 〇〇 単 元 之 方 塊 圃 〇 事 項 1 j 再 1 第 五 圖 : 傜 本 發 明 之 實 施 例 資 钭 存 取 οβ 早 元 之 内 部 電 路 圖 〇 填 寫 本 [/ 第 — 十 圖 : 係 本 發 明 之 實 施 例 狀 態 變 化 圃 表 〇 頁 1 I 第 + 一 圖 : % 本 發 明 之 實 施 例 隨 機 映 對 位 址 計 數 器 之 霣 路 1 1 I 圖 〇 1 1 如 第 — 圖 所 示 » m 為 本 發 明 對 記 億 醴 進 行 邸 時 檢 査 之 1 訂 1 I 容 錯 謓 寫 方 法 的 主 要 流 程 主 要 為 在 欲 使 用 記 億 體 時 * 邸 依 序 為 先 行 鎖 定 及 暫 存 記 憧 體 位 址 資 料 寫 入 — 测 試 資 料 1 1 至 記 億 醱 位 址 > 比 較 記 億 體 資 料 N 比 對 錯 誤 時 $ 邸 表 示 此 1 1 記 億 區 損 壊 t 故 跳 過 而 選 取 下 一 記 億 體 位 址 而 重 覆 前 逑 步 •X- 多. 1 | 驟 9 直 到 檢 査 出 可 正 常 使 用 之 記 億 位 址 » 即 可 進 行 圖 面 最 下 方 之 執 行 記 億 體 讀 寫 工 作 9 而 再 下 次 呼 m 記 億 體 時 * 則 1 為 重 覆 前 述 步 驟 進 行 者 » 是 以 由 本 發 明 之 記 億 體 謓 寫 方 1 1 式 » 為 一 種 邸 時 (REAL TIME)測試記億體正常與否之謓寫方 1 1 法 〇 • | 1 1 此 外 9 為 提 昇 其 撿 査 效 率 > 在 前 述 選 取 記 億 體 各 位 址 丨 之 方 式 9 更 為 採 用 種 跳 動 與 6 - 非 連 鑛 位 址 之 取 用 方 式 ) 如 1 1 1 1 1 1 本纸張尺度速用中國國家揉準(CNS ) A4規格(210X297公釐) 83.5 5,000 0.88 經 濟 部 中 央 標 準 局 負 工 消 費 合 作 社 印 製 A7 B7 五、發明説明< ) - \ 1 此 可 降 低 因 記 億 體 最 经 常 發 生 的 連 缠 區 域 損 m 導 致 之 效 率 | 降 低 問 題 * 亦 為 本 發 明 之 特 色 之 — 〇 - 1 依 據 前 述 本 發 明 之 記 億 體 容 錯 讀 寫 方 法 之 具 體 化 » 以 y—V 請 1 1 下 僅 以 一 實 施 例 説 明 相 關 構 造 及 動 作 流 程 如 后 : 先 閲 1 I 讀 1 I 如 第 二 賺 所 示 9 本 發 明 之 供 使 用 於 靜 態 記 億 體 之 容 錯 背 面 I 之 1 讀 寫 裝 置 邸 為 以 —> 資 料 存 取 單 元 ( 3 0 ) 及 一 隨 機 映 對 位 注 意 1 址 計 數 器 ( 7 0 ) 與 靜 態 記 億 體 ( 2 0 ) 連 接 構 成 __ 記 億 事 項 1 I 再 1 體 容 錯 % 统 > 該 資 料 存 取 單 元 ( 3 0 ) 可 送 入 時 脈 ( C K 填 寫 本 裝 1 ) 、 記 億 體 需 求 ( I Ν T ) 讀 寫 ( W / R ) 訊 號 9 送 出 頁 1 1 或 送 入 — 資 料 輸 出 人 ( D I 0 ) 訊 號 及 送 出 — 資 料 正 確 ( 1 1 I D 0 K ) 訊 號 9 而 資 料 存 取 BO 单 元 ( 3 0 ) 與 靜 態 記 億 體 ( 1 1 2 0 ) 間 則 以 控 制 線 及 資 料 線 相 互 連 接 » 據 以 控 制 靜 態 記 1 訂 1 I 億 體 ( 2 0 ) 之 動 作 » 資 料 存 取 早 元 ( 3 0 ) 則 有 一 累 計 訊 號 ( I N C ) 送 入 至 隨 機 映 對 位 址 計 數 器 ( 7 0 ) 内 * 1 1 以 供 内 部 計 數 器 累 加 此 隨 機 映 對 位 址 計 數 器 ( 7 0 ) 則 1 1 送 出 位 址 訊 號 至 靜 態 記 億 醴 ( 2 0 ) 以 供 取 出 相 應 於 該 位 L i 址 訊 號 之 記 億 位 址 區 域 的 内 部 資 料 t 計 數 器 ( 7 0 ) 外 端 ’丨 1 可 供 送 入 重 置 訊 號 ( R E S E T ) 及 送 出 記 億 zm m 額 滿 ( F 1 1 U L L ) 訊 號 者 〇 1 1 而 該 資 料 存 取 αο 早 元 ( 3 0 ) 為 可 在 欲 取 存 記 億 體 ( 2 1 1 0 ) 時 » 可 預 先 取 出 記 億 體 ( 2 0 ) 之 該 位 址 之 資 料 並 暫 1 存 於 其 内 S 妷 後 再 由 資 料 存 取 DO 早 元 ( 3 0 ) 白 動 對 該 記 憶 1 體 ( 2 0 ) 寫 入 ” 1 it 及 進 行 7- 寫 入 資 料 比 對 $ 及 再 次 寫 入 1 1 1 1 1 1 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 83.5 5,000 0.88 M濟部中央揉準局負工消費合作社印製 A7 B7 五、發明説明() ’’ 0 ”及進行資料比對,若其一資料比對步驟錯誤,則表 示該記億位址損壞,即産生一累加訊號至隨機映對位址計 數器(7 0)使其累計,而指向記億體(20)另一位址 區,再重覆前逑暫存記億體該位址之資料與寫入特定資料 之比對步驟,若前述核對步驟無錯誤,則表示該記億位址 正常,故可將外部資料寫入至記億匾或由該預先儲存於資 料存取單元(30)暫存區的資料讀出至外部,再將隨機 映對位址計數器(7 0)累加,以供存取下一記億位址之 資料,以前方式循環比對完成記億體存取步揉,前述動作 之流程邸如第三圖所掲,在此不予詳述之,惟以前述本發 明之對記億體取存前卽預先進行記億區之資料核對及在損 痣時而跳過至其他正常位置以順利進行記億體存取,故而 在實際運甩上,卽無記億腥部份區域或位元損顔而造成執 行中斷或當機等問題,為一具容錯能力之記億體謓寫方法 者。 而達成前述容錯作用之該等資料存取單元(3 0)之 内部方塊構造及詳細構造邸分別如第四、五圔所示,其中 該第四圖所掲示之資料存取單元(30)内部邸以一可舆 記億體需求(ΙΝΤ)及時脈(CK)訊號連接.之起始結 束單元(40)、一可程式通輯(50)及一資料存取比 較單元(6 0)所共同组成,其中,起始结束單元(40 )為可在該可程式邏輯(5 0)執行檢査完畢送出資料送 出計數器累加訊號(INC)及資料正確(DOK)訊號 -8 - 本纸涑尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 83.5 5,000 0-88 I---------參------1T (請先閲讀背面之注意事項再填寫本頁) 經濟部中央標準局貝工消費合作社印製 A7 B7 五、發明説明() 後,可予以切新時脈訊號(CK1)不致送入可程式邏輯 (50)内,以停止可程式通輯(50)之運作,完成一 次資料存取流程,該可程式邏輯(5 0)可送出若干訊號 至資料存取比較單元(6 0)及由資料存取比較單元(6 〇)送入比較訊號(COMP),可藉此送出及送入之資 料蓮算,而可在下一時序訊號進入時予以産生新的狀態並 送出相調各種控制訊號,而該資料存取比較單元(60) 為依據各種控制訊號而執行記億體讀寫及比較之動作,而 比較的结果即由該比較訊號(COMP)送回可程式邏輯 (5 0)以供比對,其詳细霣路卽如第五圖所示,該起始 结束單元(40)以一閂錤(41)及一及閘(42)所 组成,在記億體霹求(INT)訊號進入後邸可經閂鎖( 4 1)與及閘(42)送入至可程式邏輯(50),於可 程式遢輯(50)送出資料正確(DOK)訊號時,邸输 入閂錤(4 1)之重置端而清除該需求訊號(INT), 據以切斷外部時脈(CK)與可程式通輯(5 0)間之通 路,待下一次需求訊號而再次動作。 該可程式運輯(50)以一閂鋇(5 1)、一狀態解 碼器(52)及一唯讀記億體碼表(53)所组成,當時 序訊號(CK1)送入後,邸由閂鎖(5 1)输出端(S N)送出狀態訊號,而此输出狀態邸分別經唯讀記億體碼 表(53)及狀態解碼器(52)予以取出回授訊號(S N+1)至閂鎖(5 1)及送出控制圖面下方該資料存取 -9- 本紙張尺度適用中國國家標準(CNS ) A4规格(210X297公釐) 83.5 5,000 0.88 11 n I I I I 裝I —— I I 訂 (請先閲讀背面之注意事項再填寫本頁) 經濟部中央橾準局員工消費合作.杜印製 314622 A7 B7 五、發明説明() 比較單元(6 0)之控制訊號,該唯讀記億體碼表(53 )之輸入/輸出關係為如第六圖所示,其各種狀態訊號( SN)邸分別代表如第三圔各流程之義意,而狀態解碼器 (52)之輸入與輸出訊號之關傜為如第七圖所示,以使 資料存取比較單元(6 0)執行相應於前述各種狀態之動 作,該資料存取比較單元(60)為以一输出入控制器( 61)、兩多工器(63) ( 6 4 )、一資料閂鎖(62 )、一互斥或閘(6 5)及一三態缓衝器(66)所组成 ,其中該輸出入控制器(6 1)卽依據前述可程式邏輯送 入之CS及WRI訊號而解碼為可控制記億體讀寫動作之 CE、OE及WE訊號,該輸出入控制器(6 1)输入訊 號與輸出訊號之對應關係#為如第八圖者,而該閂鎖(6 2)输入端連接記億體之資料综(DATA),為提供暫 存記億髏資料,以便於後缠進行記億體測試時不致使内容 漏失,位在閂鎖(6 2 )輸出端之三態缓衝器(6 6 )則 依據讀寫訊號(WR)而決定是否將閂錤(62)内部資 料送出至資料輸出入(DIO)端點,三態缓衝器(66 )之輸入、輸出端亦分別經一受讀寫訊號(W/R)蓮擇 控制之多工器(63)(選擇鼷偽如第九圖),以決定令 該外部輸出入端點(DIO)之外部資料寫入至記億體内 或將閂鎖(6 2)暫存之訊號寫回記億匾及同時送出至外 界,另一受選擇訊號(SO) (S1)選擇控制之多工器 (64)(選擇關係為如第十圖),可在預存記億體資料 -10- 本纸張尺度適用中國國家標準(CNS ) Α4規格(210X29*7公釐) 83.5 5.000 0.88 ----------裝— (請先聞讀背面之注意事項再填寫本頁) 訂 Μ 經濟部中央揉準局貝工消费合作社印製 A7 B7 五、發明説明() 時,令該選擇訊號(SO) (S1)為1 1之高狙抗狀態 而予以隔開,而在其他狀態邸為接收外來資料供應寫入記 億體内或直接以” 1”或” 0”訊號供寫入記億體予以測 試者,另該互斥或閘(6 5)為供核對寫入至記隹體内容 是否相同,可送出比較訊號(COMP)以回送至可程式 邏輯(5 0)内供産生下一狀態訊號。 此資料存取比較單元(6 0)之動作上,可由第六圈 SN各位元對應之狀態,並同時配合參看第七、八、九、 十圖該相應位置之各訊號産生之狀態所示,以下卽依SN 訊號之狀態予以詳述之: 在SN為0 0 1之暫存記億體資料狀態下(LOAD SRAM DATA LATCHED),對匾於第七圖該狀態之CS及WRI之狀 態分別為10及對應至第八圖之CE、OE及WE訊號分 別為0 0 1 ,可知僅對記億體進行讀取動作,並由第七圔 該LE訊號呈1之高霉位狀態,故為將記億體資料送入至 閂鎖(6 2)内暫存與鎮定住,故完成此步驟,繼而進行 SN為0 10之寫入’’ 1”至記億鳢之步思,邸藉多工器 (64)選擇至” 1”送入至記億體資料線上,並经設定 記億體為寫入狀態(如第八圈該CS及WRI為1 1狀態 所産生之記億體控制訊號),達到寫入動作,後缠以SN 為011之謓取該寫入” 1”之資料時,卽在該互斥或閙 (6 5)之0_1输入端送入” 0”訊號而與記億體讀出 内容比對,若送出之比較訊號(COMP)為” 1”表示 -11- 本纸張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 83.5 5,000 0-88 (請先閲讀背面之注意事項再填寫本頁) •裝· 訂 經濟部中央榡準局員工消費合作衽印製 A7 B7 五、發明説明() 資料無誤,故進入下一狀態進行寫入” 0”之步驟,若該 比較訊號(COMP)為” 0”,則表示記億資料錯誤, 則直接進入第六圖之SN為110之增加位址計數器 (INCREASE ADDRESS COUNTER)步驟,即直接跳過記億體測 試為損壊之位置而進入至下一位址上,再由第六圖該10 1 10之狀態之下一狀態(SN+1)跳回至前述〇〇 1 之暫存記億體内容狀態,以重覆進行前述測試記憧髏之步 挺,當前述對記億體寫入” 1”及比對與再次寫入” 0、 及比對之步驟均無誤後,邸進入SN為1 1 1之存取記億 體及增加位址計數器之狀態,此狀態下,為令多工器(6 4 )切換連接至S —多工器(63)之輸出訊號(DM 1 )位置上,故可受謓寫訊號(W/R)選擇控制,以在欲 寫入資料至記億體時,邸經外部資料输出入端(DIO) 送入至記億體資料線(DATA),而在黷出記億體資料 時,邸令閂鎖(62)暫存之内容再次寫入至記億鱧内, 並同時由三態缓衝器(6 6)打開,使資料可由外部資料 輸出入端(DIO)送出,達到讀出資料者,且在如第六 圖此狀態下對應産生之資料正確訊號(DOK)即轉'變為 ” 1”,而使第五圖左上方之起始結束單元(40)重置 而停止時脈送入,以完成整個作業流程v 另受前述送出累加位址計數訊號(INC)控制之位 在第二圖的隨機映對位址計數器(7 0)的内部構造上, 即如第十一圖所示,為以一位址計數器(7 1)及一連接 -12- 一 _ _ 本紙張尺度適用中圉國家標準..(CNS ) A4規格(210X297公釐) 83.5 5,000 〇_88 (請先閲讀背面之注意事項再填寫本頁) 裝· 訂 經濟部中央梂準局身工消費合作杜印裝 314622 at B7 五、發明説明() 在各計數輸出端之及閛(7 2)所組成,前述累加訊號( INC)及重置訊號(RESET)為分別送入至計數器 (7 1)及時脈端(CK)及重置端,而記憧體額谋訊號 (FULL)則由及閘(7 2)输出端送出,惟其不同於 習知位址計數器處為在於:其各計數输出端以相反方式輿 各記億體之位址線連接,如此,即在計數器連續累加時, 為映對至記億體完全不同區域上,為一種非連缠定址方式 ,此等随機映對方式,邸可避免因記億《經常發生之連續 區域損壞而造成連缠比對錯誤之耗時問題,此等非連缅定 址方式則可適當增強本發明之處理效率。 故以前述說明可知,本發明為透過對記億體於存取資 料前先行測試其損壤與否,而可跳過不正常匾域而僅對正 常區域進行資料存取作業,此舉即可確保資料寫入、讀出 之正確性,為一種可提供記億體達到容錯效能者,此外, 在實際應用上,該可程式邏輯亦可以其他等效裝置為之, 諸如撤處理器,而随機映對位址計數器亦可以其他可産生 不連缅位址之位址産生器為之,此外,亦可將前述該資料 存取單元、隨機映對位址計數器及記億體合成為一積饅電 路,均應屬本發明之範圔。 -13- 本纸張尺度適用中國國家標準(CMS ) A4規格(210X297公釐) 83.5 5,000 0.88 — I I I I I I 裝— — I I ――訂 I I 1 I 1·" (請先閲讀背面之注意事項再填寫本頁), tT S14622 A7 B7 Central Government Bureau of Economics, Ministry of Economic Affairs, Beihai Consumption Cooperation Du Printed 5. Description of the invention ()-To enable your review committee to further understand the method of the present invention 9 戡 | and other 100 9 attached The detailed description is as follows (-) • The part of the figure / < *** \ 1 Please I first-Figure 傜 The present invention's record of the 100 million body fault tolerance real-time test flowchart 0 先 鋳 1 1 Second figure 傜A block diagram of an embodiment of the present invention. 〇 * Ά 1 of Sj 1 I. The third diagram hurts the flow chart of the embodiment of the present invention. Note 1 1 The fourth diagram:% The data access block of the embodiment of the present invention. 1 Item 1 j Re 1 Fifth figure: 傜 Embodiment of the present invention access to the internal circuit diagram of β early yuan 〇 fill in this [/ tenth figure: the state of the embodiment of the present invention Chemical garden table 〇 Page 1 I First + one picture:% The embodiment of the present invention randomly maps the address counter's Feng Road 1 1 I Figure 〇1 1 as shown in the figure-Figure »m is for the present invention Checking the time of the dice 1 set 1 I The main process of the fault-tolerant writing method is mainly when you want to use the memory 100 million * The order is to first lock and temporarily write the address data of the memory body-test data 1 1 to the memory 100 million Address> Comparing the data of the billion-element body N When the comparison is incorrect, $ Di means that the 1 1 billion-element area is damaged, so skip and select the address of the next billion-element body and repeat the previous step. X- MULTI. 1 | Step 9 Until you can find the normal use of the billion-element address »you can perform the reading and writing of the billion-element body at the bottom of the drawing 9 and the next time you call the m-element body * then 1 is the person who repeated the previous steps» Yes From the memory of the present invention, the writing method of the body 1 1 formula » It is a method of writing a real time test to test whether a billion body is normal or not. 1 1 Method 〇 • | 1 1 In addition, 9 is to improve the efficiency of its inspection > In order to adopt the bounce and 6-non-connected mining site access methods) such as 1 1 1 1 1 1 1 The paper size is quickly used in the Chinese National Standard (CNS) A4 specification (210X297 mm) 83.5 5,000 0.88 Central Ministry of Economic Affairs A7 B7 printed by the Bureau of Standards Consumer Labor Cooperatives V. Description of the invention <)-\ 1 This can reduce the efficiency caused by the damage of the most frequently occurring tangled area m of the billions of bodies | Reduce the problem * It is also a feature of the invention — 〇- 1 According to the specific embodiment of the aforementioned method of reading and writing fault-tolerant reads and writes of the present invention »Let y-V please use only one embodiment to illustrate the related structure and operation flow as follows: first read 1 I read 1 I 9 books shown in the second earn The 1st reading and writing device of the fault-tolerant backside I for the use of static memory devices is-> data access unit (30) and a random mapping counter. Note that the 1 address counter (70) and static memory devices (2 0) Connection composition __ Billing matters 1 I and 1 Body fault tolerance% System> The data access unit (3 0) can be fed into the clock (CK fills in this package 1), billing body needs (I Ν T) Read / Write (W / R) signal 9 send page 1 1 or send in-data exporter (DI 0) signal and send out-data correct (1 1 ID 0 K) signal 9 and data access BO unit (3 0 ) And the static memory (1 1 2 0) are connected to each other with a control line and a data line »According to the control of the operation of the static memory 1 order 1 I billion body (2 0)» Data access early yuan (3 0) Then an accumulated signal (INC) is sent to the random mapping address counter (7 0) * 1 1 for internal The counter accumulates this random mapping address counter (7 0), then 1 1 sends out the address signal to the static record billion (2 0) for fetching the internal data t corresponding to the address area of the sign L i address signal t The counter (7 0) external end '丨 1 can be used to send reset signal (RESET) and send out 100 million zm m full (F 1 1 ULL) signal person 〇1 1 and the data access αο early yuan (3 0 ) In order to be able to save the billions of objects (2 1 1 0) »The data of the address of the objects of the billions of objects (2 0) can be taken out in advance and temporarily stored in it, then the data can be accessed by the data DO Zaoyuan (3 0) Bai Dong writes “1 it” to this memory (2 0) and conducts 7-write data comparison $ and writes again 1 1 1 1 1 1 The paper standard is in accordance with Chinese national standards ( CNS) A4 specification (210X297 mm) 83.5 5,000 0.88 M printed by the Ministry of Economy Central Bureau of Accreditation Consumer Cooperatives A7 B7 V. Description of invention () '' 0 '' and information Comparison, if one of the data comparison steps is wrong, it means that the billion address is damaged, that is, an accumulated signal is generated to the random mapping address counter (70) to accumulate, and the other is directed to the billion object (20). One address area, before repeating the comparison step of temporarily storing the data of this address and writing specific data, if there is no error in the previous verification step, it means that the address of the address is normal, so the external The data is written to Jiyiplaque or the data stored in the temporary storage area of the data access unit (30) is read out to the outside, and then the random mapping address counter (70) is accumulated for access to the next The data of the address of the billion is recorded in the previous way by circular comparison to complete the step of accessing the body of the billion. The flow of the aforementioned action is as shown in the third figure, which will not be described in detail here. Before the data retrieval, the data of the billion-recording area was pre-checked and skipped to other normal locations when the mole was damaged for smooth access to the billion-recording volume. The problem of execution interruption or crash caused by bit loss of face is a fault-tolerant memory Chen's body write method. The internal block structure and detailed structure of the data access units (30) that achieve the foregoing fault tolerance are shown in the fourth and fifth figures, respectively, where the data access unit (30) shown in the fourth figure is inside The Di is connected by a signal that can be recorded in billions of demand (ΙΝΤ) and clock (CK) signals. The start and end unit (40), a programmable program (50) and a data access comparison unit (60) are common Composition, in which the start and end unit (40) is a signal that can be executed after the check is completed by the programmable logic (50), the data is sent out, the counter cumulative signal (INC) and the data correct (DOK) signal -8-This paper size is applicable to China National Standard (CNS) A4 Specification (210X297mm) 83.5 5,000 0-88 I --------- Refer to ------ 1T (Please read the precautions on the back before filling this page) Ministry of Economic Affairs The A7 B7 is printed by the Beigong Consumer Cooperative of the Central Bureau of Standards. 5. After the description of the invention (), the clock signal (CK1) can be cut to prevent it from being sent into the programmable logic (50) to stop the programmable programming (50) Operation, complete a data access process, the programmable logic (50) can send some signals to the data The access comparison unit (60) and the comparison signal (COMP) sent by the data access comparison unit (60) can be used to calculate the data sent and received, and can be generated when the next timing signal enters. And send various control signals that are phase-modulated, and the data access and comparison unit (60) performs reading, writing, and comparing operations of the memory based on various control signals, and the comparison result is sent by the comparison signal (COMP) The programmable logic (50) can be used for comparison. The detailed details are shown in the fifth figure. The starting and ending unit (40) is composed of a latch (41) and a gate (42) After entering the INT signal, the residence can be sent to the programmable logic (50) via the latch (41) and the gate (42), and the data can be sent correctly in the programmable edit (50) ( DOK) signal, the reset terminal of the latch (4 1) is input to clear the demand signal (INT), and the channel between the external clock (CK) and the programmable channel (50) is cut off. The next time the signal is required, it will act again. The programmable operation (50) is composed of a barium bar (51), a state decoder (52) and a read-only memory code table (53). When the timing signal (CK1) is sent in, di The status signal is sent from the output terminal (SN) of the latch (51), and this output status is taken out by the read-only memory code table (53) and the status decoder (52) to give back the feedback signal (SN + 1) ) To the latch (5 1) and the data access below the control drawing -9- This paper size is applicable to the Chinese National Standard (CNS) A4 specification (210X297 mm) 83.5 5,000 0.88 11 n IIII Pack I —— II order (Please read the precautions on the back before filling in this page) Employee consumption cooperation of the Central Central Bureau of Economic Affairs of the Ministry of Economic Affairs. Du printed 314622 A7 B7 V. Description of invention () Control signal of the comparison unit (60) The input / output relationship of the body code table (53) is as shown in the sixth figure, and its various status signals (SN) are the meanings of each process as shown in the third image, and the input and output of the status decoder (52) The signal is as shown in the seventh figure, so that the data access and comparison unit (60) performs actions corresponding to the aforementioned various states The data access and comparison unit (60) consists of an I / O controller (61), two multiplexers (63) (64), a data latch (62), and a mutual exclusion or gate (65) ) And a three-state buffer (66), in which the I / O controller (61) is decoded into a CE that can control the read and write operations of the memory in accordance with the CS and WRI signals sent by the aforementioned programmable logic , OE and WE signals, the corresponding relationship between the input and output controller (61) input signal and output signal # is as shown in the eighth figure, and the latch (62) input terminal is connected to the data body of the data body (DATA ), In order to provide temporary storage of billions of bones data, so as to avoid the content leakage when carrying out the measurement of billions of bodies, the tristate buffer (6 6) at the output of the latch (6 2) is based on reading and writing Signal (WR) to decide whether to send the internal data of the latch (62) to the data input / output (DIO) terminal, and the input and output terminals of the tri-state buffer (66) also pass a read-write signal (W / R) The multiplexer (63) (selected as shown in the ninth figure) controlled by lotus selection, to decide whether to write the external data of the external input / output endpoint (DIO) into the memory or write The lock (6 2) the temporarily stored signal is written back to the billion plaque and sent to the outside world at the same time, and another multiplexer (64) is selectively controlled by the selection signal (SO) (S1) (the selection relationship is shown in the tenth picture), It can be stored in the pre-stored billions of data -10- This paper scale is applicable to the Chinese National Standard (CNS) Α4 specification (210X29 * 7mm) 83.5 5.000 0.88 ---------- installed — (please read first (Notes on the back and then fill in this page) Order M7 Ministry of Economic Affairs, Central Bureau of Standardization, Beigong Consumer Cooperatives to print A7 B7 5. When the invention description (), make the selection signal (SO) (S1) to 1 1 high resistance The state is separated, and in other states, it is written to the body to receive external data, or it is directly written with a "1" or "0" signal for the body to be tested, and the mutual exclusion or gate ( 6 5) In order to check whether the contents written to the memory body are the same, a comparison signal (COMP) can be sent to be returned to the programmable logic (50) for generating the next state signal. The operation of this data access comparison unit (60) can be shown by the state corresponding to the SN bits of the sixth circle, and at the same time, refer to the state generated by the respective signals at the corresponding position in the seventh, eighth, ninth, and tenth figures. The following is detailed according to the state of the SN signal: Under the state of SN S 0 0 1 temporary load data data (LOAD SRAM DATA LATCHED), the state of CS and WRI of the state of the plaque in the seventh figure are: 10 and the CE, OE and WE signals corresponding to the eighth picture are 0 0 1 respectively. It can be seen that the reading operation is only performed on the billion body, and the LE signal is in the high mold state of 1 by the seventh image, so it will be Record the data of the billion body into the latch (6 2) for temporary storage and stabilization, so complete this step, and then write the SN 0 0 10 '' 1 '' to the step of remembering the billion, and the borrowing of multiple work The device (64) selects "1" and sends it to the billion-element data line, and the billion-element body is set to the write state (such as the eighth circle of the CS and WRI being the state of the 1 billion-element control signal) , To reach the writing action, and then take the data with the SN of 011 to fetch the data written in "1", then enter it at the 0_1 input terminal of the mutex or fault (6 5) The "0" signal is compared with the reading content of the digital body. If the sent comparative signal (COMP) is "1", it means -11- This paper scale applies the Chinese National Standard (CNS) A4 specification (210X297 mm) 83.5 5,000 0-88 (please read the precautions on the back before filling in this page) • Binding · Binding A7 B7 Printed by the Consumers' Cooperation Cooperation Bureau of the Central Bureau of Economics of the Ministry of Economic Affairs 5. The description of the invention () The information is correct, so enter the next state to write Enter the step of "0". If the comparison signal (COMP) is "0", it means that the data of billions of records is wrong. Then directly go to the INCREASE ADDRESS COUNTER step with the SN of 110 in the sixth picture. Skip the memory test to enter the next address for the damaged position, and then jump back to the aforementioned temporary record of 001 from the next state (SN + 1) in the state of 10 1 10 in the sixth figure. In the state of the content of the billion body, repeat the previous test to remember the steps of the skeleton. When the above steps of writing "1" and comparing and writing again "0" and the comparison are correct, the Di enters SN is the state of accessing the memory of 1 1 1 and increasing the address counter, this In the state, in order to switch the multiplexer (64) to the output signal (DM 1) position of S-multiplexer (63), it can be selected and controlled by the write signal (W / R) to When writing data to the Jiyi body, the Di is sent to the Jiyi body data line (DATA) via the external data output terminal (DIO), and when the Jiyi body data is output, the Di Ling (62) is temporarily stored The content is written again in the memory of Yiyi, and it is opened by the tri-state buffer (6 6) at the same time, so that the data can be sent from the external data input and output terminal (DIO), to reach the data read, and in the sixth figure In this state, the corresponding data correct signal (DOK) is turned to "1", so that the start and end unit (40) at the upper left of the fifth figure is reset and the clock input is stopped to complete the entire operation process. v In addition, the bit controlled by the aforementioned cumulative address counting signal (INC) is placed on the internal structure of the random mapping address counter (70) in the second picture, as shown in figure 11 Counter (7 1) and one connection -12- one _ _ This paper scale is applicable to the national standard of .. (CNS) A4 specification (210X297 mm) 83.5 5,000 _ 88 (Please read the precautions on the back before filling out this page) Binding · Ordering the Central Bureau of Economic Affairs of the Ministry of Economy, Trade and Industry Cooperative Du Printing 314622 at B7 V. Description of invention () At each count output terminal and terminal (7 2 ), The aforementioned cumulative signal (INC) and reset signal (RESET) are sent to the counter (71) and the clock terminal (CK) and reset terminal respectively, and the body signal (FULL) is recorded by And the gate (7 2) output is sent, but it is different from the conventional address counter because the counter output is connected in the opposite way to the address line of each body, so that when the counter is continuously accumulated, In order to map to completely different areas of the Jiyi body, it is a non-contiguous entanglement addressing method. With these random mapping methods, Di can avoid the consumption of tandem matching errors due to the frequent occurrence of continuous area damage caused by Jiyi. Due to timing issues, these non-Burman addressing methods can appropriately enhance the processing efficiency of the present invention. Therefore, it can be seen from the foregoing description that the present invention is to test whether the memory is damaged before accessing the data, and can skip the abnormal plaque field and only perform data access operations on the normal area. To ensure the correctness of data writing and reading, it is a type that can provide billions of memory to achieve fault-tolerant performance. In addition, in practical applications, the programmable logic can also be used by other equivalent devices, such as removing the processor. The machine-mapped address counter can also be other address generators that can generate unconnected Burmese addresses. In addition, the aforementioned data access unit, random map address counter, and register can be combined into a product The steamed bread circuit should belong to the scope of the present invention. -13- This paper scale is applicable to the Chinese National Standard (CMS) A4 specification (210X297mm) 83.5 5,000 0.88 — IIIIII Pack — — II ——Subscribe II 1 I 1 " (Please read the notes on the back before filling in (This page)

Claims (1)

8 8 88 ABCD 經濟部中央揉準局貝工消費合作社印製 π、申請專利範圍 1·一種記億體容錯讀寫方法,包括: —得知欲對記億體進行存取時,先謓出記億體資料予 以暫存之步想; 一寫入測試資料至記億體該位址之步驟; 一讀出記億體該位址之内容據以比對,而在比對錯誤 時直接使記值體指向另一位址及重覆前述作業之步圏[;及 —绖前述比對無誤後,即可對該記億體區域進行讀寫 動作之步思; 形成一種可跳過記億體損鹿區域而對正常Ε域進行存 取之記憧體容錯讀寫方法》 2. 如申請專利範圍第1項所述之記億匾容錯譎寫方 法,其中該寫入測試資料可區分為寫入” 0”及” 1”之 兩次寫入步驟。 3. 如申請專利範園笫2項所述之記億體容錯讀寫方 法,其中該謓出記億體資料進行比對之步揉中,亦可依寫 入之資料之型態進行各別比對者β 4. 一種記億匾容錯讀寫装置,包括: 一隨機映對位址計數器,可送出記億髅所需之位址訊 號,並設有重置輸入端及記億髏額谋输出訊號,及有一累 加訊號輸入端,可受控制於該累加訊號使其送出不連缠位 址訊號; —資料存取單元,其與記億匾之各控制訊號及資 料線連接,其外部設有時脈、記億體需求、及讀寫訊號輸 -14- 本紙張度適用中國國家標準(CNS > A4SU各(210X297公嫠) I I I I I I I I 裝 I I I I I 訂— i I I I I 線 (請先Μ讀背面之注意事項再填寫本頁) 314622 ·Λ8 Β8 C8 D8 六、申請專利範圍 入線及一資料输出入線與一資料正確输出線;此單元更包 括: (請先閱讀背面之注意事項再镇寫本頁) 一起始结束單元,可在處理完畢中止時脈訊號送入; 一可程式蓮輯,可産生對應於各狀態及回授訊號之控 制訊號,並可送出一累加訊號至該隨機映對位址計數器; 一資料存取比較單元,受控於可程式運輯之各控制訊 號而執行記億體讀取及寫入動作,而此單元邸送出記億磨 所箱之控制訊號及與記億體資料線連接; 構成一可藉資料存取單元及随機映對位址計數器構成 可測試及跳過不正常記值位址而僅對正常記億位址進行資 料存取之装置者》 5. 如申諸專利範圃第4項所述之記億體容錯讀寫裝 置,其中該隨機映對位址計數器可由一計數器及在各計數 輪出端連接一及闞構成者》 6. 如申請專利範团第5項所逑之記使鳢容錯讀寫裝 置,其中該計數器之各計數输出端僳與位址结呈相反方式 建接,以産生對記億體呈跳動定址者》 經濟部中央揉率局負工消費合作社印装 7. 如申請專利範圍第4項所述之記憧鼸容錯讀寫装 置,其中隨機映對位址計數器亦可由産生非循序位址訊號 之位址産生器為之。 8. 如申請專利範圍第4項所述之記慊體容錯讀寫裝 置,其中該可程式邏輯亦可由撤處理器取代β 9. 如申請專利範圍第4項所述之記億體容錯讀寫裝 -15- 本紙張尺度適用中國國家標準(CNS ) Α4規格(210Χ297公釐) ABCD 經濟部中央標準局負工消费合作社印製 六、申請專利範圍 置,其中起始結束單元為以一閂鎖與一及閘構成者。 10·如申諳專利範圍第4項所述之記億體容錯讀寫裝 置,其中該可程式邏輯可由一閂鎖、一唯謓記憧髅碼表及 一狀態解碼器組成,該閂鐵之輪出入端間連接該唯黷記億 髏碼表,狀態解碼器亦連接於閂鎖輸出端,且唯讀記億體 碼表更有一供送入比較訊號之輸入端。 1 1·如申諳專利範圍第4項所述之記憧髏容錯讀寫裝 置,其中該資料存取比較單元為以一可解碼産生記憧匾控 制訊號之輸出入控制器、可儲存記億體資料之閂鎖、可送 出記憶體内容之三態缓衝器及兩組相互串接之多工器及一 可送出比較訊號之互斥或閛所组成β -18- 本纸乐尺度適用中國國家標準(〇奶)入4規格(210父297公釐> I I n ϋ n I ^ 1· n ^ I 1· n n ϋ ϋ I I I ϋ n I 0 (請先M讀背面之注意事項再填寫本頁)8 8 88 ABCD The Ministry of Economic Affairs Central Bureau of Accreditation and Printing Co., Ltd. prints π and applies for patents. 1. A method of reading and writing fault-tolerant readings, including: — When you know that you want to access the billions of records Steps to temporarily store the data of the billion body; a step of writing test data to the address of the body of the billion body; a comparison of the content of the address of the body of the billion body, and when the comparison is wrong, directly The pointer points to another address and repeats the steps of the previous operation [; and-after the above comparison is correct, you can read and write the step of reading and writing the area of the marker; form a skipping marker The method of reading and writing fault-tolerant reading and writing method for accessing the normal E domain due to physical damage to the deer area "2. As described in the first item of the scope of patent application, the writing method of the fault-tolerant writing of the billion plaque, where the written test data can be distinguished as Write two writing steps of "0" and "1". 3. The fault-tolerant reading and writing method of the billion body as described in item 2 of the patent application Fan Yuanli, in which the data of the billion body data is compared in the step of comparison, and can also be different according to the type of the written data Comparator β 4. A fault-tolerant reading and writing device for remembering billions of plaques, including: a random mapping address counter, which can send the address signals needed for remembering billions of skulls, and has a reset input terminal and billions of skulls. Output signal, and there is an accumulation signal input terminal, which can be controlled by the accumulation signal to send out unconnected address signals;-Data access unit, which is connected to each control signal and data line of the Yiyipla, its external device Time clock, memory requirement, and read / write signal input -14- This paper is applicable to China National Standards (CNS & A4SU (210X297)) IIIIIIII Pack IIIII Order-i IIII line (please read the back page first (Notes need to fill out this page) 314622 · Λ8 Β8 C8 D8 VI. Patent application input line and a data output input line and a data correct output line; this unit also includes: (Please read the precautions on the back before writing this page) Initial node The unit can send in the clock signal after the processing is finished; a programmable lotus can generate control signals corresponding to each state and feedback signal, and can send an accumulated signal to the random mapping address counter; a data The access and comparison unit is controlled by the control signals that can be programmed to carry out the reading and writing operations of the memory, and this unit sends out the control signals of the memory box and connects to the data line of the memory; Build a device that can test and skip abnormally registered addresses by means of a data access unit and a random mapping address counter, and only perform data access to the normally recorded billion addresses. 5. If patents are applied for Fan Pu's fault-tolerant reading and writing device as described in item 4 of Fan Pu, where the random mapping address counter can be composed of a counter and one connected to each counter wheel at the output end of the counting wheel. 6. If applying for patent model group 5 Item's record makes the snake tolerant reading and writing device, in which the counter output of the counter is connected in the opposite way to the address structure to produce a beating address for the record of the billions of people. " Consumer Cooperative Seal 7. The fault-tolerant read-write device as described in item 4 of the patent application scope, in which the random mapping address counter can also be an address generator that generates a non-sequential address signal. 8. If the patent application scope item The fault-tolerant reading and writing device described in item 4 in which the programmable logic can also be replaced by the removal processor β 9. The fault-tolerant reading and writing device in the application of item 4 of the scope of the patent application-15 Applicable to China National Standards (CNS) Α4 specifications (210 × 297 mm) ABCD Printed by the Central Standards Bureau of the Ministry of Economic Affairs, Negative Consumer Cooperatives 6. The scope of patent application is set, in which the start and end units are composed of a latch and a gate. 10. As described in item 4 of the patent scope, the fault-tolerant reading and writing device with a memory capacity of 100 million, wherein the programmable logic can be composed of a latch, a code-only code table and a state decoder, the The I / O code table is connected between the wheel input and output terminals, the state decoder is also connected to the latch output terminal, and the I / O code table has an input terminal for inputting the comparison signal. 1 1. The fault-tolerant reading and writing device for the memory skull as described in item 4 of the patent scope, wherein the data access and comparison unit is an input / output controller that can generate a control signal for the memory plaque with a decodable, and can store billions of dollars It is composed of a latch of volume data, a three-state buffer that can send out memory contents, two sets of multiplexers connected in series, and a mutually exclusive or mutually exclusive signal that can send out comparison signals. Β -18- This paper music standard applies to China National standard (〇 milk) into 4 specifications (210 father 297 mm> II n ϋ n I ^ 1 · n ^ I 1 · nn ϋ ϋ III ϋ n I 0 (please read the precautions on the back before filling in this page)
TW83106730A 1994-07-22 1994-07-22 Memory fault-tolerant reading/writing method and device TW314622B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW83106730A TW314622B (en) 1994-07-22 1994-07-22 Memory fault-tolerant reading/writing method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW83106730A TW314622B (en) 1994-07-22 1994-07-22 Memory fault-tolerant reading/writing method and device

Publications (1)

Publication Number Publication Date
TW314622B true TW314622B (en) 1997-09-01

Family

ID=51566650

Family Applications (1)

Application Number Title Priority Date Filing Date
TW83106730A TW314622B (en) 1994-07-22 1994-07-22 Memory fault-tolerant reading/writing method and device

Country Status (1)

Country Link
TW (1) TW314622B (en)

Similar Documents

Publication Publication Date Title
TW544686B (en) Method of managing a defect in a flash memory
KR960015528A (en) Memory card and its recording, playback and erasing methods
CN101427323A (en) System and method for reading non-volatile computer memory
JPH02500308A (en) Byte write error code method and device
JPS6230665B2 (en)
US20200151057A1 (en) Novel memory device
CN108121616A (en) Memory circuitry, multiport memory circuit and its operating method
CN112000536A (en) Memory detection method, system and related equipment
JP3186359B2 (en) Physical address translation circuit
TW314622B (en) Memory fault-tolerant reading/writing method and device
TW403906B (en) Semiconductor memory device having test mode
TWI254849B (en) Method and related apparatus for data error checking
US5434871A (en) Continuous embedded parity checking for error detection in memory structures
EP0579375A2 (en) Difference flag circuit with offset counter
JPH0132556B2 (en)
TW424227B (en) Signal decoding device and method thereof
TWI498812B (en) Data accessing method and electronic apparatus utilizing the data accessing method
TW393647B (en) One-chip clock synchronized memory device
CN103514953A (en) Emulated electrically erasable memory having an address RAM for data stored in flash memory
US20200379685A1 (en) Storage device
US20240231992A9 (en) Memory address generation device, method and testing device for test mode and memory apparatus
JPS59200349A (en) Diagnosis circuit for error correction circuit
JP3303673B2 (en) Logic circuit test apparatus and logic circuit test method
JP2002208297A (en) Test method for ram and bus, and storage medium
JP3071846B2 (en) Parity error detection method and parity error detection circuit

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent