TW284901B - Process of shallow trench isolation - Google Patents

Process of shallow trench isolation

Info

Publication number
TW284901B
TW284901B TW85100324A TW85100324A TW284901B TW 284901 B TW284901 B TW 284901B TW 85100324 A TW85100324 A TW 85100324A TW 85100324 A TW85100324 A TW 85100324A TW 284901 B TW284901 B TW 284901B
Authority
TW
Taiwan
Prior art keywords
si3n4
trench
etching
side wall
dielectric material
Prior art date
Application number
TW85100324A
Other languages
Chinese (zh)
Inventor
Shye-Lin Wu
Original Assignee
Vanguard Int Semiconduct Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vanguard Int Semiconduct Corp filed Critical Vanguard Int Semiconduct Corp
Priority to TW85100324A priority Critical patent/TW284901B/en
Application granted granted Critical
Publication of TW284901B publication Critical patent/TW284901B/en

Links

Landscapes

  • Element Separation (AREA)

Abstract

An improved process of shallow trench, which is applicable to isolation of electric device in metal oxide semiconductor circuit process, comprises of: on one initially processed semiconductor substrate patterning active area with mask; in which the initially processed semiconductorsubstrate includes one semiconductor substrate, one pad oxide grown on the substrate and one Si3N4 deposited on the pad oxide; etching portion of the Si3N4, where is not patterned by the mask; depositing one first dielectric material on the Si3N4 surface and side wall; forming spacer on side wall of the Si3N4 by etching back; with the Si3N4 and the spacer as mask forming one trench by etch; etching the spacer by wet etch; growing one oxide on side wall and bottom of the trench for restoring defect generated by the trench; depositing one second dielectric material to fill the trench and cover the Si3N4; planarizing the second dielectric material; etching the Si4N4 and the pad oxide by etch.
TW85100324A 1996-01-12 1996-01-12 Process of shallow trench isolation TW284901B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW85100324A TW284901B (en) 1996-01-12 1996-01-12 Process of shallow trench isolation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW85100324A TW284901B (en) 1996-01-12 1996-01-12 Process of shallow trench isolation

Publications (1)

Publication Number Publication Date
TW284901B true TW284901B (en) 1996-09-01

Family

ID=51397882

Family Applications (1)

Application Number Title Priority Date Filing Date
TW85100324A TW284901B (en) 1996-01-12 1996-01-12 Process of shallow trench isolation

Country Status (1)

Country Link
TW (1) TW284901B (en)

Similar Documents

Publication Publication Date Title
KR960008518B1 (en) Manufacturing method and apparatus of semiconductor device
EP0334268A3 (en) Means of forming planar isolation
EP0342952A3 (en) Topographic pattern delineated power mosfet with profile tailored recessed source
US20110115021A1 (en) Isolation structures for soi devices with ultrathin soi and ultrathin box
TW327700B (en) The method for using rough oxide mask to form isolating field oxide
TW362256B (en) Isolation method in a semiconductor device
KR970013074A (en) Planarization method of semiconductor device and device isolation method using same
JPS57176772A (en) Semiconductor device and manufacture thereof
EP0029552A3 (en) Method for producing a semiconductor device
TW346668B (en) Contact formation for a semiconductor device
TW332915B (en) The producing method for shallow trench isolation with global planarization
TW284901B (en) Process of shallow trench isolation
US5851901A (en) Method of manufacturing an isolation region of a semiconductor device with advanced planarization
TW429514B (en) Planarization method for polysilicon layer deposited on the trench
TW347576B (en) Method to produce an integrated circuit arrangement
KR980006066A (en) Method of forming an element isolation film of a semiconductor device
JPS6453559A (en) Manufacture of semiconductor device
JPS6441219A (en) Manufacture of semiconductor device
TW291580B (en) Manufacturing process of shallow isolation trench
KR20010003615A (en) A method for forming trench type isolation layer in semiconductor device
KR100522757B1 (en) Method of manufacturing device isolation film of semiconductor device
KR970053432A (en) Device Separation Method of Semiconductor Device
TW333673B (en) The method for improving planarization on shallow trench insulating surface
TW375776B (en) Process for forming self-aligned twin well region having planar surface
KR960016769B1 (en) Method of manufacturing the isolation elements on the semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees