TW280879B - - Google Patents
Info
- Publication number
- TW280879B TW280879B TW082111132A TW82111132A TW280879B TW 280879 B TW280879 B TW 280879B TW 082111132 A TW082111132 A TW 082111132A TW 82111132 A TW82111132 A TW 82111132A TW 280879 B TW280879 B TW 280879B
- Authority
- TW
- Taiwan
- Prior art keywords
- instruction
- dispatched
- general purpose
- permitting
- intermediate storage
- Prior art date
Links
- 239000000872 buffer Substances 0.000 abstract 2
- 238000012432 intermediate storage Methods 0.000 abstract 2
- 238000000034 method Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
- G06F9/384—Register renaming
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
- G06F9/3856—Reordering of instructions, e.g. using queues or age tags
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/001,865 US5898882A (en) | 1993-01-08 | 1993-01-08 | Method and system for enhanced instruction dispatch in a superscalar processor system utilizing independently accessed intermediate storage |
Publications (1)
Publication Number | Publication Date |
---|---|
TW280879B true TW280879B (zh) | 1996-07-11 |
Family
ID=21698179
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW082111132A TW280879B (zh) | 1993-01-08 | 1993-12-29 |
Country Status (9)
Country | Link |
---|---|
US (2) | US5898882A (zh) |
EP (1) | EP0605866B1 (zh) |
JP (1) | JP2783505B2 (zh) |
KR (1) | KR0124812B1 (zh) |
CN (1) | CN1047245C (zh) |
AT (1) | ATE182013T1 (zh) |
CA (1) | CA2107306A1 (zh) |
DE (1) | DE69325566T2 (zh) |
TW (1) | TW280879B (zh) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0724215A1 (en) * | 1995-01-26 | 1996-07-31 | Sun Microsystems, Inc. | Method and apparatus for recovering from mispredicted branches in a pipelined processor |
US5881264A (en) * | 1996-01-31 | 1999-03-09 | Kabushiki Kaisha Toshiba | Memory controller and memory control system |
US6209083B1 (en) * | 1996-02-28 | 2001-03-27 | Via-Cyrix, Inc. | Processor having selectable exception handling modes |
US5974538A (en) * | 1997-02-21 | 1999-10-26 | Wilmot, Ii; Richard Byron | Method and apparatus for annotating operands in a computer system with source instruction identifiers |
US6295601B1 (en) * | 1997-05-30 | 2001-09-25 | Sun Micro Systems, Inc. | System and method using partial trap barrier instruction to provide trap barrier class-based selective stall of instruction processing pipeline |
US5964862A (en) * | 1997-06-30 | 1999-10-12 | Sun Microsystems, Inc. | Execution unit and method for using architectural and working register files to reduce operand bypasses |
US6085315A (en) * | 1997-09-12 | 2000-07-04 | Siemens Aktiengesellschaft | Data processing device with loop pipeline |
US6108768A (en) * | 1998-04-22 | 2000-08-22 | Sun Microsystems, Inc. | Reissue logic for individually reissuing instructions trapped in a multiissue stack based computing system |
US6487715B1 (en) * | 1999-04-16 | 2002-11-26 | Sun Microsystems, Inc. | Dynamic code motion optimization and path tracing |
US6298436B1 (en) | 1999-06-08 | 2001-10-02 | International Business Machines Corporation | Method and system for performing atomic memory accesses in a processor system |
US6453412B1 (en) * | 1999-07-20 | 2002-09-17 | Ip First L.L.C. | Method and apparatus for reissuing paired MMX instructions singly during exception handling |
US6591361B1 (en) | 1999-12-28 | 2003-07-08 | International Business Machines Corporation | Method and apparatus for converting data into different ordinal types |
US6851044B1 (en) * | 2000-02-16 | 2005-02-01 | Koninklijke Philips Electronics N.V. | System and method for eliminating write backs with buffer for exception processing |
US6701424B1 (en) | 2000-04-07 | 2004-03-02 | Nintendo Co., Ltd. | Method and apparatus for efficient loading and storing of vectors |
US6857061B1 (en) * | 2000-04-07 | 2005-02-15 | Nintendo Co., Ltd. | Method and apparatus for obtaining a scalar value directly from a vector register |
US20020124157A1 (en) * | 2001-03-01 | 2002-09-05 | International Business Machines Corporation | Method and apparatus for fast operand access stage in a CPU design using a cache-like structure |
JP3855270B2 (ja) * | 2003-05-29 | 2006-12-06 | ソニー株式会社 | アンテナ実装方法 |
US7027062B2 (en) * | 2004-02-27 | 2006-04-11 | Nvidia Corporation | Register based queuing for texture requests |
US20060293644A1 (en) * | 2005-06-21 | 2006-12-28 | Donald Umstadter | System and methods for laser-generated ionizing radiation |
CA2705379C (en) * | 2006-12-04 | 2016-08-30 | Commvault Systems, Inc. | Systems and methods for creating copies of data, such as archive copies |
US9582276B2 (en) * | 2012-09-27 | 2017-02-28 | Apple Inc. | Processor and method for implementing barrier operation using speculative and architectural color values |
JP6115394B2 (ja) * | 2013-08-13 | 2017-04-19 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
US10915317B2 (en) * | 2017-12-22 | 2021-02-09 | Alibaba Group Holding Limited | Multiple-pipeline architecture with special number detection |
CN117742794B (zh) * | 2023-12-05 | 2024-08-06 | 摩尔线程智能科技(北京)有限责任公司 | 数据处理系统、方法、装置及存储介质 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4051551A (en) * | 1976-05-03 | 1977-09-27 | Burroughs Corporation | Multidimensional parallel access computer memory system |
JPS581246A (ja) * | 1981-06-26 | 1983-01-06 | Fujitsu Ltd | 命令処理順序制御方式 |
JPS58178464A (ja) * | 1982-04-14 | 1983-10-19 | Hitachi Ltd | 並列演算処理装置 |
US4594660A (en) * | 1982-10-13 | 1986-06-10 | Honeywell Information Systems Inc. | Collector |
US5067069A (en) * | 1989-02-03 | 1991-11-19 | Digital Equipment Corporation | Control of multiple functional units with parallel operation in a microcoded execution unit |
WO1990010267A1 (en) * | 1989-02-24 | 1990-09-07 | Nexgen Microsystems | Distributed pipeline control for a computer |
US5136697A (en) * | 1989-06-06 | 1992-08-04 | Advanced Micro Devices, Inc. | System for reducing delay for execution subsequent to correctly predicted branch instruction using fetch information stored with each block of instructions in cache |
US5197137A (en) * | 1989-07-28 | 1993-03-23 | International Business Machines Corporation | Computer architecture for the concurrent execution of sequential programs |
US5471593A (en) * | 1989-12-11 | 1995-11-28 | Branigin; Michael H. | Computer processor with an efficient means of executing many instructions simultaneously |
-
1993
- 1993-01-08 US US08/001,865 patent/US5898882A/en not_active Expired - Fee Related
- 1993-09-29 CA CA002107306A patent/CA2107306A1/en not_active Abandoned
- 1993-12-20 KR KR1019930028552A patent/KR0124812B1/ko not_active IP Right Cessation
- 1993-12-22 JP JP5325212A patent/JP2783505B2/ja not_active Expired - Lifetime
- 1993-12-27 DE DE69325566T patent/DE69325566T2/de not_active Expired - Fee Related
- 1993-12-27 AT AT93120931T patent/ATE182013T1/de not_active IP Right Cessation
- 1993-12-27 EP EP93120931A patent/EP0605866B1/en not_active Expired - Lifetime
- 1993-12-29 TW TW082111132A patent/TW280879B/zh active
-
1994
- 1994-01-06 CN CN94100117A patent/CN1047245C/zh not_active Expired - Fee Related
-
1996
- 1996-08-12 US US08/689,437 patent/US5764942A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
ATE182013T1 (de) | 1999-07-15 |
CN1092188A (zh) | 1994-09-14 |
CA2107306A1 (en) | 1994-07-09 |
DE69325566D1 (de) | 1999-08-12 |
US5898882A (en) | 1999-04-27 |
JP2783505B2 (ja) | 1998-08-06 |
DE69325566T2 (de) | 2000-01-27 |
EP0605866B1 (en) | 1999-07-07 |
JPH06242954A (ja) | 1994-09-02 |
US5764942A (en) | 1998-06-09 |
KR0124812B1 (ko) | 1997-12-11 |
CN1047245C (zh) | 1999-12-08 |
EP0605866A1 (en) | 1994-07-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2107304A1 (en) | Method and System for Single Cycle Dispatch of Multiple Instructions in a Superscalar Processor System | |
TW280879B (zh) | ||
EP1338957A3 (en) | Software scheduled superscalar computer architecture | |
DE69321929D1 (de) | Verfahren und System um einen unabhängige Zugriff auf Zwischenspeicherpuffern in einem superskalaren Prozessorsystem zu gewährleisten. | |
EP0762270B1 (en) | Microprocessor with load/store operation to/from multiple registers | |
EP0437044B1 (en) | Data processing system with instruction tag apparatus | |
US5867725A (en) | Concurrent multitasking in a uniprocessor | |
EP0782071A3 (en) | Data processor | |
EP2241968A3 (en) | System with wide operand architecture, and method | |
DE69518362D1 (de) | Wiedersynchronisierung eines Superskalarprozessors | |
BR9403516A (pt) | Sistema e método de despacho de unidades de execução múltiplas com dependência de instruções | |
TW345650B (en) | Single-instruction-multiple-data processing using multiple banks of vector registers | |
JPH0335322A (ja) | デコーダ | |
EP0745933A3 (en) | Multiple port register file with interleaved write ports | |
EP0727735A3 (en) | Method and apparatus for coordinating the use of physical registers in a microprocessor | |
EP0675434A3 (en) | Processing system and process. | |
EP0331191A3 (en) | Information processing system capable of carrying out advanced execution | |
KR940018743A (ko) | 슈퍼스칼라 프로세서 시스템에서 비순차적 명령어의 디스패치 및 실행을 위한 방법 및 시스템 | |
EP0962857A3 (en) | Distributed instruction completion logic | |
EP0250130A3 (en) | A method and apparatus for identifying the precision of an operand in a multiprecision floating-point processor | |
EP0762271A3 (en) | Early completion of floating-point operations during load/store multiple operations | |
MY118456A (en) | Data processing condition code flags | |
EP0877317A3 (en) | Multi-issue/plural counterflow pipeline processor | |
US5774712A (en) | Instruction dispatch unit and method for mapping a sending order of operations to a receiving order | |
EP0328779A3 (en) | Apparatus for branch prediction for computer instructions |