|
US5346587A
(en)
*
|
1993-08-12 |
1994-09-13 |
Micron Semiconductor, Inc. |
Planarization of a gate electrode for improved gate patterning over non-planar active area isolation
|
|
US5439847A
(en)
*
|
1993-11-05 |
1995-08-08 |
At&T Corp. |
Integrated circuit fabrication with a raised feature as mask
|
|
US5468342A
(en)
*
|
1994-04-28 |
1995-11-21 |
Cypress Semiconductor Corp. |
Method of etching an oxide layer
|
|
US5562801A
(en)
*
|
1994-04-28 |
1996-10-08 |
Cypress Semiconductor Corporation |
Method of etching an oxide layer
|
|
US5441914A
(en)
*
|
1994-05-02 |
1995-08-15 |
Motorola Inc. |
Method of forming conductive interconnect structure
|
|
US5504023A
(en)
*
|
1995-01-27 |
1996-04-02 |
United Microelectronics Corp. |
Method for fabricating semiconductor devices with localized pocket implantation
|
|
US5950106A
(en)
*
|
1996-05-14 |
1999-09-07 |
Advanced Micro Devices, Inc. |
Method of patterning a metal substrate using spin-on glass as a hard mask
|
|
US5821169A
(en)
*
|
1996-08-05 |
1998-10-13 |
Sharp Microelectronics Technology,Inc. |
Hard mask method for transferring a multi-level photoresist pattern
|
|
JP2923866B2
(ja)
*
|
1996-10-18 |
1999-07-26 |
日本電気株式会社 |
半導体装置の製造方法
|
|
US5854126A
(en)
*
|
1997-03-31 |
1998-12-29 |
Siemens Aktiengesellschaft |
Method for forming metallization in semiconductor devices with a self-planarizing material
|
|
US6211034B1
(en)
|
1997-04-14 |
2001-04-03 |
Texas Instruments Incorporated |
Metal patterning with adhesive hardmask layer
|
|
US6057239A
(en)
*
|
1997-12-17 |
2000-05-02 |
Advanced Micro Devices, Inc. |
Dual damascene process using sacrificial spin-on materials
|
|
US5972722A
(en)
*
|
1998-04-14 |
1999-10-26 |
Texas Instruments Incorporated |
Adhesion promoting sacrificial etch stop layer in advanced capacitor structures
|
|
US6750149B2
(en)
*
|
1998-06-12 |
2004-06-15 |
Matsushita Electric Industrial Co., Ltd. |
Method of manufacturing electronic device
|
|
US6096653A
(en)
*
|
1998-12-07 |
2000-08-01 |
Worldwide Semiconductor Manufacturing Corporation |
Method for fabricating conducting lines with a high topography height
|
|
US6376379B1
(en)
|
2000-02-01 |
2002-04-23 |
Chartered Semiconductor Manufacturing Ltd. |
Method of hard mask patterning
|
|
US6737222B2
(en)
|
2000-11-21 |
2004-05-18 |
Advanced Micro Devices, Inc. |
Dual damascene process utilizing a bi-layer imaging layer
|
|
US6753266B1
(en)
|
2001-04-30 |
2004-06-22 |
Advanced Micro Devices, Inc. |
Method of enhancing gate patterning properties with reflective hard mask
|
|
US6534418B1
(en)
|
2001-04-30 |
2003-03-18 |
Advanced Micro Devices, Inc. |
Use of silicon containing imaging layer to define sub-resolution gate structures
|
|
US6541360B1
(en)
*
|
2001-04-30 |
2003-04-01 |
Advanced Micro Devices, Inc. |
Bi-layer trim etch process to form integrated circuit gate structures
|
|
US6548423B1
(en)
|
2002-01-16 |
2003-04-15 |
Advanced Micro Devices, Inc. |
Multilayer anti-reflective coating process for integrated circuit fabrication
|
|
US6896821B2
(en)
*
|
2002-08-23 |
2005-05-24 |
Dalsa Semiconductor Inc. |
Fabrication of MEMS devices with spin-on glass
|
|
US7361588B2
(en)
*
|
2005-04-04 |
2008-04-22 |
Advanced Micro Devices, Inc. |
Etch process for CD reduction of arc material
|
|
US7538026B1
(en)
|
2005-04-04 |
2009-05-26 |
Advanced Micro Devices, Inc. |
Multilayer low reflectivity hard mask and process therefor
|
|
JP5101541B2
(ja)
*
|
2008-05-15 |
2012-12-19 |
信越化学工業株式会社 |
パターン形成方法
|