TW202347111A - 用於記憶體系統的自我調整資料編碼 - Google Patents
用於記憶體系統的自我調整資料編碼 Download PDFInfo
- Publication number
- TW202347111A TW202347111A TW112111744A TW112111744A TW202347111A TW 202347111 A TW202347111 A TW 202347111A TW 112111744 A TW112111744 A TW 112111744A TW 112111744 A TW112111744 A TW 112111744A TW 202347111 A TW202347111 A TW 202347111A
- Authority
- TW
- Taiwan
- Prior art keywords
- data
- memory
- memory device
- sent
- memory controller
- Prior art date
Links
- 230000003044 adaptive effect Effects 0.000 title abstract 2
- 238000012545 processing Methods 0.000 claims description 9
- 238000000034 method Methods 0.000 abstract description 15
- 230000006870 function Effects 0.000 abstract description 7
- 230000007704 transition Effects 0.000 abstract description 7
- 239000004020 conductor Substances 0.000 description 20
- 230000008901 benefit Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000010295 mobile communication Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 230000001537 neural effect Effects 0.000 description 3
- 238000012937 correction Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000011664 signaling Effects 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 230000036541 health Effects 0.000 description 1
- 238000010801 machine learning Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Bus Control (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US202217661084A | 2022-04-28 | 2022-04-28 | |
| US17/661,084 | 2022-04-28 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202347111A true TW202347111A (zh) | 2023-12-01 |
Family
ID=86185171
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112111744A TW202347111A (zh) | 2022-04-28 | 2023-03-28 | 用於記憶體系統的自我調整資料編碼 |
Country Status (2)
| Country | Link |
|---|---|
| TW (1) | TW202347111A (fr) |
| WO (1) | WO2023211613A1 (fr) |
-
2023
- 2023-03-28 TW TW112111744A patent/TW202347111A/zh unknown
- 2023-03-29 WO PCT/US2023/016693 patent/WO2023211613A1/fr active Application Filing
Also Published As
| Publication number | Publication date |
|---|---|
| WO2023211613A1 (fr) | 2023-11-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3704591B1 (fr) | Gestion de crédits d'écriture pour mémoire non volatile | |
| EP3822802B1 (fr) | Ensembles ordonnés pour les interconnexions à haute vitesse | |
| JP7417576B2 (ja) | メモリシステムのための省電力化技法 | |
| US20190324850A1 (en) | Dynamic link error protection in memory systems | |
| US20170103019A1 (en) | Representing a cache line bit pattern via meta signaling | |
| US20150026509A1 (en) | Storage device having a data stream converter | |
| TW201814720A (zh) | 在晶片刪除校正記憶體架構中提供記憶體頻寬壓縮 | |
| US20240304271A1 (en) | Hybrid memory system with increased bandwidth | |
| TW201640359A (zh) | Ｎ基底數字至實體線狀態符號翻譯方法 | |
| US20220083435A1 (en) | Data backup and recovery method for nvdimm, nvdimm controller and nvdimm | |
| TW202221519A (zh) | 周邊部件連接（ｐｃｉ）快速（ｐｃｉｅ）鏈路中的邊頻帶訊號傳遞 | |
| CN114141285A (zh) | 存储器件、存储器件的操作方法和存储系统 | |
| TW202347111A (zh) | 用於記憶體系統的自我調整資料編碼 | |
| US20140331006A1 (en) | Semiconductor memory devices | |
| US20160299869A1 (en) | Transition-minimized low speed data transfer | |
| US10838901B1 (en) | System and method for a reconfigurable controller bridge chip | |
| KR20160008386A (ko) | 펄스폭 변조 데이터 복원 장치 및 이의 구동 방법 | |
| KR101841382B1 (ko) | 중첩을 통한 버스 상의 주파수 제어를 위한 시스템들 및 방법들 | |
| KR20140131849A (ko) | 반도체 메모리 장치 및 메모리 시스템 | |
| US20170017432A1 (en) | Interface circuit for communication, and system including the same |