TW202310696A - Multilayer circuit board provided with impedance-sensitive electronic component and manufacturing method thereof - Google Patents
Multilayer circuit board provided with impedance-sensitive electronic component and manufacturing method thereof Download PDFInfo
- Publication number
- TW202310696A TW202310696A TW110139314A TW110139314A TW202310696A TW 202310696 A TW202310696 A TW 202310696A TW 110139314 A TW110139314 A TW 110139314A TW 110139314 A TW110139314 A TW 110139314A TW 202310696 A TW202310696 A TW 202310696A
- Authority
- TW
- Taiwan
- Prior art keywords
- circuit board
- board
- inner circuit
- hole
- inductor
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4697—Manufacturing multilayer circuits having cavities, e.g. for mounting components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/1003—Non-printed inductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/06—Lamination
- H05K2203/061—Lamination of previously made multilayered subassemblies
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Coils Or Transformers For Communication (AREA)
Abstract
Description
本發明係有關於一種多層電路板,特別是指一種多層電路板,其設有阻抗敏感電子元件。The present invention relates to a multi-layer circuit board, in particular to a multi-layer circuit board, which is provided with impedance-sensitive electronic components.
部分電路板因為功能上的需求而設有阻抗敏感電子元件(例如電源模組),阻抗敏感電子元件是指其特性或表現會受到線路布局的阻抗嚴重影響的電子元件,其中就以電源模組為例,在電路板的線路布局上,會希望電源模組與其所電耦接的電容器或電感器之間的線路能盡可能地縮短,藉以降低線路布局的整體阻抗並提升電源輸出效率。然而,習用的電路板的設計,只是單純將上述阻抗敏感電子元件設置在多層電路板中的其中一層電路板上,其線路布局與電子元件的配置方式並無法有效地降低整體阻抗,可見習用的電路板的設計未臻完善而尚有可改善的空間。Some circuit boards are equipped with impedance-sensitive electronic components (such as power modules) due to functional requirements. Impedance-sensitive electronic components refer to electronic components whose characteristics or performance will be seriously affected by the impedance of the circuit layout. Among them, the power module For example, in the circuit layout of the circuit board, it is hoped that the circuit between the power module and the electrically coupled capacitor or inductor can be shortened as much as possible, so as to reduce the overall impedance of the circuit layout and improve the power output efficiency. However, the conventional design of the circuit board simply places the above-mentioned impedance-sensitive electronic components on one of the layers of the multi-layer circuit board, and the circuit layout and arrangement of the electronic components cannot effectively reduce the overall impedance. The design of the circuit board is not perfect and there is still room for improvement.
本發明的其中一個目的乃在於針對現有技術的缺失進行改良,進而提出一種設有阻抗敏感電子元件的多層電路板,其阻抗敏感電子元件與電感器之間的線路布局的距離較短,從而能有效地降低線路布局的整體阻抗。One of the purposes of the present invention is to improve the deficiencies in the prior art, and further propose a multi-layer circuit board with impedance-sensitive electronic components. The distance between the circuit layout between the impedance-sensitive electronic components and the inductor is relatively short. Effectively reduce the overall impedance of the line layout.
緣是,依據本發明所提供的一種設有阻抗敏感電子元件的多層電路板的結構,其包含有一下主板、一內電路板層與一上主板。其中,下主板的頂面設有一電感器,並且電感器的頂面具有一電極。內電路板層是設於下主板上方並具有至少一內電路板,該至少一內電路板圍繞電感器並且電連接下主板,上述內電路板層的頂面是高於或等於電感器的頂面。上主板電連接內電路板層並且頂面設有至少一阻抗敏感電子元件以及一第一電鍍穿孔結構。上述第一電鍍穿孔結構是貫穿上主板的頂、底二面並且電連接該至少一阻抗敏感電子元件。電感器的電極插接於上述第一電鍍穿孔結構並且電連接第一電鍍穿孔結構。The reason is that according to the structure of a multi-layer circuit board provided with impedance-sensitive electronic components provided by the present invention, it includes a lower main board, an inner circuit board layer and an upper main board. Wherein, an inductor is arranged on the top surface of the lower main board, and the top surface of the inductor has an electrode. The inner circuit board layer is arranged above the lower main board and has at least one inner circuit board. The at least one inner circuit board surrounds the inductor and is electrically connected to the lower main board. The top surface of the inner circuit board layer is higher than or equal to the top of the inductor. noodle. The upper main board is electrically connected to the inner circuit board layer and is provided with at least one impedance sensitive electronic component and a first electroplating through hole structure on the top surface. The first electroplating hole structure penetrates through the top and bottom surfaces of the upper main board and is electrically connected to the at least one impedance-sensitive electronic component. The electrodes of the inductor are plugged into the first electroplating hole structure and electrically connected to the first electroplating hole structure.
通過上述多層電路板的設計,由於電感器是通過其電極而插接於上述第一電鍍穿孔結構並與其形成電耦接,如此可有效地縮短阻抗敏感電子元件到電感器之間的線路布局的距離,遂能有效地降低線路布局上的整體阻抗。Through the design of the above-mentioned multi-layer circuit board, since the inductor is plugged into the above-mentioned first electroplating through-hole structure through its electrode and forms an electrical coupling with it, the wiring layout between the impedance-sensitive electronic component and the inductor can be effectively shortened. The distance can effectively reduce the overall impedance on the line layout.
在其中一個方面,為了有效調整上主板與下主板之間的高度差,該至少一內電路板可為複數個內電路板,並且該等內電路板彼此相互堆疊且電連接。In one aspect, in order to effectively adjust the height difference between the upper main board and the lower main board, the at least one inner circuit board can be a plurality of inner circuit boards, and the inner circuit boards are stacked and electrically connected to each other.
在另一個方面,各個內電路板都包含有一第二電鍍穿孔結構,第二電鍍穿孔結構包含有一貫孔與二焊接墊,貫孔貫穿各個內電路板的頂、底二面,貫孔的孔壁鋪設有金屬層,該二焊接墊分別設於各個內電路板的頂、底二面並且覆蓋貫孔,該二焊接墊電連接金屬層,並且各個內電路板都通過第二電鍍穿孔結構而彼此電連接。In another aspect, each inner circuit board includes a second electroplating through hole structure, the second electroplating through hole structure includes a through hole and two welding pads, the through hole runs through the top and bottom sides of each inner circuit board, and the through hole A metal layer is laid on the wall, and the two welding pads are respectively arranged on the top and bottom surfaces of each inner circuit board and cover the through holes. The two welding pads are electrically connected to the metal layer, and each inner circuit board is connected through the second electroplating through-hole structure. are electrically connected to each other.
在另一個方面,阻抗敏感電子元件可為但不限於一智慧功率級模組(Smart Power Stage)晶片。In another aspect, the impedance sensitive electronic device can be but not limited to a Smart Power Stage chip.
本發明還提供一種設有的阻抗敏感電子元件的多層電路板的結構,其包含有一下主板、一內電路板層與一上主板。其中,下主板的頂面設有一電感器。內電路板層設於下主板的上方並具有複數組成對的電連接組件,該複數組電連接組件圍繞電感器並且電連接下主板,該複數組電連接組件中的每一組都包含有一板對板連接器以及一內電路板,板對板連接器包含有一連接器本體與連接了連接器本體的一插銷。每一個內電路板都包含有一電鍍穿孔結構,電鍍穿孔結構包含有一貫孔與一焊接墊,貫孔貫穿內電路板的頂、底二面,貫孔的孔壁鋪設有金屬層,焊接墊設於內電路板的一側並且覆蓋該側的貫孔,插銷插接於貫孔內,該複數組電連接組件中的每一組的頂面均與電感器的頂面共平面。上主板是電連接內電路板層並且頂面設有至少一阻抗敏感電子元件,該至少一阻抗敏感電子元件電連接電感器。The present invention also provides a multi-layer circuit board structure provided with impedance sensitive electronic components, which includes a lower main board, an inner circuit board layer and an upper main board. Wherein, an inductor is arranged on the top surface of the lower main board. The inner circuit board layer is arranged above the lower main board and has a plurality of pairs of electrical connection components. The plurality of electrical connection components surround the inductor and are electrically connected to the lower main board. Each group of the plurality of electrical connection components includes a board The board-to-board connector and an internal circuit board, the board-to-board connector includes a connector body and a pin connected to the connector body. Each inner circuit board includes an electroplating through hole structure. The electroplating through hole structure includes a through hole and a welding pad. The through hole runs through the top and bottom sides of the inner circuit board. The through hole is on one side of the inner circuit board and covers the side, the pin is inserted into the through hole, and the top surface of each group of the plurality of electrical connection components is coplanar with the top surface of the inductor. The upper main board is electrically connected to the inner circuit board layer and has at least one impedance-sensitive electronic component on the top surface, and the at least one impedance-sensitive electronic component is electrically connected to the inductor.
在其中一個方面,內電路板是位於板對板連接器的上方,在某些情況下,內電路板與板對板連接器二者也可顛倒設置。In one aspect, the inner circuit board is located above the board-to-board connector, and in some cases, both the inner circuit board and the board-to-board connector may be reversed.
本發明另提供一種多層電路板的製造方法,其步驟包含有:準備複數個彼此相互堆疊且電連接的內電路板;準備一下主板,機械地且電性地耦接頂面具有一電極的一電感器於上述下主板的頂面,配置該等內電路板於電感器的外圍並圍繞電感器,機械地且電性地耦接該等內電路板於下主板上;準備具有一第一電鍍穿孔結構的一上主板,機械地且電性地耦接至少一個阻抗敏感電子元件於第一電鍍穿孔結構的二側;以電感器的電極插入上主板的第一電鍍穿孔結構,電耦接電感器的電極與第一電鍍穿孔結構並且電耦接該等內電路板與上主板。The present invention also provides a method for manufacturing a multilayer circuit board, the steps of which include: preparing a plurality of internal circuit boards stacked and electrically connected to each other; preparing a main board, mechanically and electrically coupling a top surface with an electrode The inductor is on the top surface of the above-mentioned lower main board, the inner circuit boards are arranged on the periphery of the inductor and surround the inductor, and the inner circuit boards are mechanically and electrically coupled on the lower main board; prepare to have a first electroplating An upper main board of the perforated structure, mechanically and electrically coupling at least one impedance-sensitive electronic component on both sides of the first electroplating through-hole structure; an inductor electrode is inserted into the first electroplating through-hole structure of the upper main board, electrically coupled to the inductance The electrodes of the device and the first plated through hole structure are electrically coupled to the inner circuit boards and the upper main board.
在其中一個方面,在將電感器的電極插入上主板的第一電鍍穿孔結構之前,還倒置設有該等內電路板與電感器的下主板以及設有該至少一阻抗敏感電子元件的上主板。In one aspect, before inserting the electrodes of the inductor into the first plated through hole structure of the upper main board, the lower main board with the inner circuit boards and the inductor and the upper main board with the at least one impedance sensitive electronic component are also turned upside down .
本發明還提供一種多層電路板的製造方法,其步驟包含有:準備複數個內電路板,其中各個內電路板都包含有一電鍍穿孔結構,電鍍穿孔結構包含有一貫孔與一焊接墊,貫孔貫穿了內電路板的頂、底二面,貫孔的孔壁鋪設有金屬層,焊接墊設於內電路板的一側並且覆蓋該側的貫孔,準備一下主板,機械地且電性地耦接一電感器於上述下主板的頂面以及複數個配置於電感器外圍並且機械地且電性地耦接下主板的板對板連接器,其中各個板對板連接器都包含有一連接器本體與連接了連接器本體的一插銷,置放該等內電路板於該等板對板連接器上並使各個內電路板的電鍍穿孔結構對應地面向各個板對板連接器的插銷,以壓配插入(press-fit insertion)的方式下壓該等內電路板直到該等內電路板的頂面均與電感器的頂面共平面;準備一上主板,機械地且電性地耦接至少一阻抗敏感電子元件於上主板的頂面;電連接上主板與該等內電路板,並且通過上主板而電耦接該至少一阻抗敏感電子元件與電感器。The present invention also provides a method for manufacturing a multilayer circuit board, the steps of which include: preparing a plurality of inner circuit boards, wherein each inner circuit board includes an electroplating through hole structure, the electroplating through hole structure includes a through hole and a welding pad, the through hole Through the top and bottom sides of the inner circuit board, the hole wall of the through hole is laid with a metal layer, and the welding pad is set on one side of the inner circuit board and covers the through hole on this side. Prepare the main board, mechanically and electrically An inductor is coupled to the top surface of the lower main board and a plurality of board-to-board connectors disposed on the periphery of the inductor and mechanically and electrically coupled to the lower main board, wherein each board-to-board connector includes a connector The body and a pin connected to the connector body, place the inner circuit boards on the board-to-board connectors and make the electroplating perforation structure of each inner circuit board face the pins of each board-to-board connector correspondingly, so as to The inner circuit boards are pressed down until the top surfaces of the inner circuit boards are coplanar with the top surfaces of the inductors by means of press-fit insertion; an upper main board is prepared, mechanically and electrically coupled At least one impedance-sensitive electronic component is on the top surface of the upper main board; the upper main board is electrically connected to the inner circuit boards, and the at least one impedance-sensitive electronic component and the inductor are electrically coupled through the upper main board.
以下藉由所列舉的若干實施例配合圖式,詳細說明本發明的技術內容及特徵,本說明書內容所提及的“上”、“下”、“內”、“外”、“頂”、“底”等方向性形容用語,只是以正常使用方向為基準的例示描述用語,並非作為限制主張範圍的用意。The technical content and features of the present invention will be described in detail below by referring to several embodiments listed in conjunction with the drawings. The terms "upper", "lower", "inner", "outer", "top", etc. Directional adjectives such as "bottom" are only illustrative descriptions based on the normal use direction, and are not intended to limit the scope of claims.
為了詳細說明本發明的技術特點所在,茲舉以下的二個實施例並配合圖式說明如後,其中:In order to describe the technical features of the present invention in detail, hereby give the following two embodiments and explain them as follows in conjunction with the drawings, wherein:
如圖1所示,第一實施例提供了一種設有阻抗敏感電子元件的多層電路板1,其包含有一下主板10、一內電路板層20以及一上主板30。As shown in FIG. 1 , the first embodiment provides a
下主板10的頂面鋪設有若干個焊接墊11,下主板10的頂面的中央設有一電感器12。如圖2所示,電感器12在結構上包含有一本體13與二電極14,本體13的底部電連接下主板10,該二電極14設於本體13的頂面並且向上地延伸。
內電路板層20是設於下主板10的上方並包含有多個內電路板21,該等內電路板21係成組地配置,每一組內電路板21都是由複數個內電路板21上、下堆疊所構成,於本實施例中,每一組內電路板21的數量為三。該等內電路板21是圍繞電感器12,並且每一組內電路板21都是電連接至下主板10。請參考圖3,各個內電路板21都包含有一電鍍穿孔結構P2(Plating Through Hole),電鍍穿孔結構P2在結構上包含有一貫孔23與二焊接墊24,貫孔23貫穿各個內電路板21的頂、底二面,貫孔23的孔壁鋪設有金屬層25並且貫孔23內還設有樹脂26,該二焊接墊24分別設於各個內電路板21的頂、底二面並且覆蓋貫孔23,該二焊接墊24電連接金屬層25。通過電鍍穿孔結構P2,可有效地讓堆疊的各個內電路板21能彼此電性連接,並控制內電路板層20的頂面的高度,使內電路板層20的頂面高於或等於電感器12的頂面。The inner
請回到圖1,上主板30是設於內電路板層20的上方並且頂面與底面都鋪設有若干個焊接墊31,使得上主板30能過焊接墊31而電連接內電路板層20。上主板30的頂面設有間隔設置的二阻抗敏感電子元件32以及設於該二阻抗敏感電子元件32之間的二個電鍍穿孔結構P1(圖1僅繪示其中一個)。於本實施例中,阻抗敏感電子元件32為一智慧功率級模組(Smart Power Stage)晶片。在某些情況下,阻抗敏感電子元件32的數量也可能只有一個。上主板30的電鍍穿孔結構P1的結構是不同於內電路板21的電鍍穿孔結構P2,具體而言,上主板30的電鍍穿孔結構P1是貫穿上主板30的頂、底二面並且通過導線而電連接該二阻抗敏感電子元件32,貫孔33的孔壁鋪設有金屬層34,電感器12的電極14是插接於電鍍穿孔結構P1的貫孔33內並且電連接電鍍穿孔結構P1,讓該二阻抗敏感電子元件32能通過上主板30的電鍍穿孔結構P1而電連接至電感器12。Please return to FIG. 1 , the upper
通過上述多層電路板1的設計,由於電感器12是通過其電極14而插接於上述電鍍穿孔結構P1並與上主板30的電鍍穿孔結構P1形成電耦接,讓阻抗敏感電子元件32能通過上主板30的電鍍穿孔結構P1而以較短的線路布局的距離而電連接至電感器12,如此可有效地縮短阻抗敏感電子元件32到電感器12之間的線路布局的距離,並能有效地降低線路布局上的整體阻抗,提升阻抗敏感電子元件32的輸出效率。Through the design of the above-mentioned
以下將說明第一實施例的多層電路板1的製造方法,請參考圖4、圖5A至圖5P,上述製造方法包含有以下步驟:The manufacturing method of the
步驟S1.1:準備複數個彼此相互堆疊且電連接的內電路板。具體而言,準備一第一內電路板連片27B(如圖5A),第一內電路板連片27B包含有多個橫向連接的第一內電路板21a,並且每一個第一內電路板21a都設有電鍍穿孔結構P2。執行一切割製程(routing)而分離出各個第一內電路板21a(如圖5B)。接著,準備一第二內電路板連片28B,第二內電路板連片28B同樣具有多個橫向連接的第二內電路板21b,並且第二內電路板21b同樣設有電鍍穿孔結構P2 (如圖5C),將上述分離出的各個第一內電路板21a置放於第二內電路板連片28B的焊接墊24上,並以表面黏著製程(SMT)而將該等第一內電路板21a與第二內電路板連片28B機械地且電性地耦接為一體(如圖5D),接著再執行切割製程(routing)以切割第二內電路板連片28B,如此將形成多組由第一內電路板21a與第二內電路板21b上、下疊合的內電路板群組G1(如圖5E)。之後,再準備一第三內電路板連片29B,第三內電路板連片29B也具有多個橫向連接的第三內電路板21c,並且第三內電路板21c同樣設有電鍍穿孔結構P2(如圖5F),將上述切割出的內電路板群組G1置放於第三內電路板連片29B的焊接墊24上,並以表面黏著製程(SMT)而將該等內電路板群組G1機械地且電性地耦接第三內電路板連片29B(如圖5G),最後執行切割製程(routing)以切割第三內電路板連片29B,如此將形成多組由第一至第三內電路板21a-21c上、下疊合的內電路板群組G2(如圖5H)。Step S1.1: Prepare a plurality of internal circuit boards that are stacked and electrically connected to each other. Specifically, prepare a first inner circuit
接著,準備一下主板連片10B,下主板連片10B包含有多個橫向連接的下主板10,在下主板連片10B的頂面鋪設若干個焊接墊11(如圖5I),準備複數個頂面具有一電極14的一電感器12,執行一點膠製程而將電感器12黏在下主板連片10B的頂面的焊接墊11上,配置上述多組由第一至第三內電路板21a-21c上、下疊合的內電路板群組G2於下主板連片10B的頂面的焊接墊11上且位於電感器12的外圍,藉以圍繞電感器12。以表面黏著製程(SMT)將電感器12與上述內電路板群組G2(即該等內電路板21a-21c) 機械地且電性地耦接於下主板10的頂面(如圖5J)。執行一雷射切割製程(laser Cutting)而分離出複數個設有電感器12與該等內電路板21a-21c的下主板10(如圖5K)。Next, prepare the main
步驟S1.2:準備一上主板連片30B,上主板連片30B包含有複數個橫向連接的上主板30,每個上主板30都具有一電鍍穿孔結構P1並且頂面設有若干個焊接墊31(如圖5L)。配置複數個阻抗敏感電子元件32於每個電鍍穿孔結構P1的二側,以表面黏著製程(SMT)將阻抗敏感電子元件32機械地且電性地耦接於上主板30的頂面(如圖5M),並在在各個阻抗敏感電子元件32上鋪設一層熱介面材料36(Thermal Interface Material;TIM;如圖5N)。Step S1.2: Prepare an upper main
步驟S1.3:倒置設有該等內電路板21a-21c與電感器12的下主板10以及設有阻抗敏感電子元件32的上主板連片30B,以電感器12的電極14插入上主板30的電鍍穿孔結構P1,以表面黏著製程(SMT)將電感器12與電鍍穿孔結構P1機械地且電性地耦接為一體,並且電耦接該等內電路板21a-21c與上主板30(如圖5O)。最後,再執行一雷射切割製程(laser Cutting)而切割設有各個設有電感器12、阻抗敏感電子元件32以及該等內電路板21a-21c的上主板連片30B,即可製出本發明的第一實施例的多個設有阻抗敏感電子元件32的多層電路板1(如圖5P)。Step S1.3: Invert the lower
須說明的是,步驟S1.2可以在步驟S1.1之前執行,步驟S1.2甚至可能和步驟S1.1同時執行。It should be noted that step S1.2 may be performed before step S1.1, and step S1.2 may even be performed simultaneously with step S1.1.
本發明另提供一第二實施例,請參考圖6。第二實施例同樣提供了一種設有阻抗敏感電子元件的多層電路板1’,其可應用於表面黏著形式(SMD)的電感器12’。第二實施例的多層電路板1’在結構上包含有一下主板10、一內電路板層20以及一上主板30。The present invention further provides a second embodiment, please refer to FIG. 6 . The second embodiment also provides a multilayer circuit board 1' provided with impedance-sensitive electronic components, which can be applied to an inductor 12' in the form of surface mount (SMD). The multilayer circuit board 1' of the second embodiment includes a lower
下主板10的頂面鋪設有若干個焊接墊11,下主板10的頂面的中央設有一電感器12’。電感器12’的頂面與底面都設有電極14,電感器12’通過底面的電極14而電連接下主板10。The top surface of the lower
內電路板層20是設於下主板10上方並具有複數組成對的電連接組件G3,該複數組電連接組件G3圍繞電感器12’並且電連接下主板10。每一組電連接組件G3都包含有一板對板連接器22(board-to-board connector;如圖7)以及設置於板對板連接器22上方的一內電路板21(如圖8)。其中,板對板連接器22包含有一連接器本體221與連接了連接器本體221的一插銷222。內電路板21包含有一電鍍穿孔結構P3,電鍍穿孔結構P3包含有一貫孔23與一焊接墊24,貫孔23貫穿內電路板21的頂、底二面,貫孔23的孔壁鋪設有金屬層25,焊接墊24設於內電路板21的頂面並且覆蓋貫孔23。板對板連接器22的插銷222向上地插接於內電路板21的電鍍穿孔結構P3的貫孔23內,並且板對板連接器22透過插銷222與內電路板21形成電耦接。另外,通過壓配插入(press-fit insertion)的方式,每一組的電連接組件G3的頂面均與該電感器12’的頂面共平面,以利內電路板層20以及電感器12’後續能和上主板30順利地形成電耦接。The inner
上主板30是設置於內電路板層20的上方,並且上主板30的頂面與底面也都鋪設有若干的焊接墊31。上主板30的頂面設有間隔設置的二阻抗敏感電子元件32(於本實施例中阻抗敏感電子元件32為智慧功率級模組(Smart Power Stage)晶片。並且在某些情況下,上主板30的阻抗敏感電子元件32也可能只有一個)。上主板30電連接內電路板層20,並且該二阻抗敏感電子元件32通過上主板30而電連接電感器12’,藉以縮短該二阻抗敏感電子元件32與電感器12’之間的線路布局的距離。The upper
通過第二實施例的多層電路板1’的設計,同樣也能縮短阻抗敏感電子元件32到電感器12’之間的線路布局的距離,並能有效地降低線路布局上的整體阻抗,提升阻抗敏感電子元件32的輸出效率。Through the design of the multilayer circuit board 1' of the second embodiment, the distance of the circuit layout between the impedance-sensitive
以下將說明第二實施例的多層電路板1’的製造方法,請參考圖9、圖10A至圖10K,上述製造方法包含有以下步驟:The manufacturing method of the multilayer circuit board 1' of the second embodiment will be described below, please refer to Fig. 9, Fig. 10A to Fig. 10K, the above-mentioned manufacturing method includes the following steps:
步驟S2.1:準備複數個內電路板。具體而言,準備一內電路板連片21B(如圖10A),內電路板連片21B包含有多個橫向連接的內電路板21,各個內電路板21都包含有一電鍍穿孔結構P3(請參考圖8),電鍍穿孔結構P3包含有一貫孔23與一焊接墊24,貫孔23貫穿內電路板21的頂、底二面,貫孔23的孔壁鋪設有金屬層25,焊接墊24設於內電路板21的頂面並且覆蓋貫孔23。之後,執行一切割製程(routing)以從內電路板連片21B中分離出每一個內電路板21(如圖10B)。Step S2.1: Prepare a plurality of inner circuit boards. Specifically, prepare an inner circuit
步驟S2.2:準備一下主板連片10B,下主板連片10B包含有多個橫向連接的下主板10,在下主板連片10B的頂面鋪設若干個焊接墊11(如圖10C)。準備複數個表面黏著形式(SMD)的電感器12’以及複數個板對板連接器22。以表面黏著製程(SMT)將電感器12’與上述板對板連接器22機械地且電性地耦接於下主板連片10B的頂面(如圖10D)並且配置該等板對板連接器22於電感器12’外圍並且圍繞電感器12’。其中各個板對板連接器22都包含有一連接器本體221與連接了連接器本體221的一插銷222(請參考圖7),插銷222是向上地延伸。執行一雷射切割製程(laser Cutting)而分離出各個設有電感器12’與板對板連接器22的下主板10(如圖10E)。置放該等內電路板21於該等板對板連接器22上並使各個內電路板21的電鍍穿孔結構P3對應地面向各個板對板連接器22的插銷222,使用一壓配插入機器(Press-fit insertion machine),以壓配插入(press-fit insertion)的方式下壓該等內電路板21直到該等內電路板21的頂面均與電感器12’的頂面共平面(如圖10F)。Step S2.2: Prepare the main
步驟S2.3:準備一上主板連片30B,上主板連片30B包含有複數個橫向連接的上主板30,準備複數個阻抗敏感電子元件32,在對應每一個上主板30的位置上都配置至少一個上述阻抗敏感電子元件32,以表面黏著製程(SMT)將該等阻抗敏感電子元件32機械地且電性地耦接於上主板連片30B的頂面(如圖10H)。Step S2.3: prepare an upper main
步驟S2.4:倒置設有板對板連接器22、內電路板21與電感器12’的下主板10以及設有該等阻抗敏感電子元件32的上主板連片30B,配置上述倒置後的下主板10於上述倒置後的上主板連片30B的上方,以表面黏著製程(SMT)將該等內電路板21機械地且電性地耦接於上主板連片30B的底面(如圖10I),並且讓該等阻抗敏感電子元件32通過上主板連片30B而電耦接電感器12’。之後,在各個阻抗敏感電子元件32上鋪設一層熱介面材料36(Thermal Interface Material;TIM;如圖10J)。最後再執行一雷射切割製程(laser Cutting)而切割上主板連片30B,即可製出本發明的第二實施例的多個設有阻抗敏感電子元件32的多層電路板1’(如圖10K)。Step S2.4: Invert the lower
須說明的是,步驟S2.3可以在步驟S2.1之前執行,步驟S2.3甚至可能和步驟S2.1同時執行。It should be noted that step S2.3 may be performed before step S2.1, and step S2.3 may even be performed simultaneously with step S2.1.
最後,必須再次說明的是,本發明於前述實施例中所揭露方法及構成元件僅為舉例說明,並非用來限制本發明的專利範圍,舉凡未超脫本發明精神所作的簡易結構潤飾或變化,或與其他等效元件的更替,仍應屬於本發明申請專利範圍涵蓋的範疇。Finally, it must be stated again that the methods and constituent elements disclosed in the foregoing embodiments of the present invention are for illustration only, and are not intended to limit the scope of the patent of the present invention. Or the replacement with other equivalent elements should still belong to the category covered by the patent scope of the present invention application.
1,1’:多層電路板
10:下主板
10B:下主板連片
11:焊接墊
12,12’:電感器
13:本體
14:電極
20:內電路板層
21:內電路板
22:板對板連接器
221:連接器本體
222:插銷
23:貫孔
24:焊接墊
25:金屬層
26:樹脂
30:上主板
30B:上主板連片
31:焊接墊
32:阻抗敏感電子元件
33:貫孔
34:金屬層
36:熱介面材料
21B:內電路板連片
27B:第一內電路板連片
21a:第一內電路板
28B:第二內電路板連片
21b:第二內電路板
29B:第三內電路板連片
21c:第三內電路板
G1,G2:內電路板群組
G3:電連接組件
P1,P2,P3:電鍍穿孔結構
1,1': multi-layer circuit board
10: Lower the
有關上述設有阻抗敏感電子元件的多層電路板的詳細構造、特點、與其製造方式將於以下的實施例予以說明,然而,應能理解的是,以下將說明的實施例以及圖式僅只作為示例性地說明,其不應用來限制本發明的申請專利範圍,其中:The detailed structure, characteristics, and manufacturing method of the above-mentioned multilayer circuit board provided with impedance-sensitive electronic components will be described in the following embodiments. However, it should be understood that the embodiments and drawings described below are only examples To illustrate, it should not be used to limit the patent scope of the present invention, wherein:
圖1係第一實施例的多層電路板的剖面示意圖; 圖2係第一實施例的電感器的立體圖; 圖3係第一實施例的內電路板的剖面示意圖,用以說明第二電鍍穿孔結構; 圖4係第一實施例的多層電路板的製造方法的步驟流程圖; 圖5A至圖5P係對應於圖4的各步驟的剖面示意圖; 圖6係第二實施例的多層電路板的剖面示意圖; 圖7係第二實施例的板對板連接件的外觀示意圖; 圖8係第二實施例的內電路板的剖面示意圖,用以說明電鍍穿孔結構; 圖9係第二實施例的多層電路板的製造方法的步驟流程圖;以及 圖10A至圖10K係對應於圖9的各步驟的剖面示意圖。 Fig. 1 is the schematic sectional view of the multilayer circuit board of the first embodiment; Fig. 2 is the perspective view of the inductor of the first embodiment; 3 is a schematic cross-sectional view of the inner circuit board of the first embodiment, used to illustrate the second electroplating through-hole structure; Fig. 4 is the flow chart of the steps of the manufacturing method of the multilayer circuit board of the first embodiment; 5A to 5P are schematic cross-sectional views corresponding to the steps of FIG. 4; Fig. 6 is the schematic cross-sectional view of the multilayer circuit board of the second embodiment; Fig. 7 is a schematic diagram of the appearance of the board-to-board connector of the second embodiment; FIG. 8 is a schematic cross-sectional view of the inner circuit board of the second embodiment, used to illustrate the electroplating through-hole structure; Fig. 9 is the flow chart of the steps of the manufacturing method of the multilayer circuit board of the second embodiment; and 10A to 10K are schematic cross-sectional views corresponding to the steps in FIG. 9 .
1:多層電路板 1: Multi-layer circuit board
10:下主板 10: Lower the motherboard
11:焊接墊 11: Welding pad
12:電感器 12: Inductor
13:本體 13: Ontology
14:電極 14: electrode
20:內電路板層 20: inner circuit board layer
21:內電路板 21: Inner circuit board
30:上主板 30: on the motherboard
31:焊接墊 31: Welding pad
32:阻抗敏感電子元件 32: Impedance sensitive electronic components
33:貫孔 33: through hole
34:金屬層 34: metal layer
P1:電鍍穿孔結構 P1: Plated perforated structure
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110967702.7A CN113556872A (en) | 2021-08-23 | 2021-08-23 | Multilayer circuit board provided with impedance-sensitive electronic components and method for producing same |
CN202110967702.7 | 2021-08-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI773565B TWI773565B (en) | 2022-08-01 |
TW202310696A true TW202310696A (en) | 2023-03-01 |
Family
ID=78134155
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110139314A TWI773565B (en) | 2021-08-23 | 2021-10-22 | Multilayer circuit board with impedance-sensitive electronic components and method of making the same |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN113556872A (en) |
TW (1) | TWI773565B (en) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1177641A4 (en) * | 1999-04-28 | 2003-04-23 | X2Y Attenuators Llc | Energy conditioning circuit assembly |
US10034379B2 (en) * | 2016-01-29 | 2018-07-24 | Cyntec Co., Ltd. | Stacked electronic structure |
CN112448561B (en) * | 2019-08-30 | 2022-04-15 | 台达电子企业管理(上海)有限公司 | Power module and preparation method thereof |
-
2021
- 2021-08-23 CN CN202110967702.7A patent/CN113556872A/en active Pending
- 2021-10-22 TW TW110139314A patent/TWI773565B/en active
Also Published As
Publication number | Publication date |
---|---|
CN113556872A (en) | 2021-10-26 |
TWI773565B (en) | 2022-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6817870B1 (en) | Technique for interconnecting multilayer circuit boards | |
JP3672169B2 (en) | Capacitor, manufacturing method of core substrate body, and manufacturing method of core substrate with built-in capacitor | |
KR101161971B1 (en) | Multi-layerd circuit board and method for fabricating thereof | |
US10219390B2 (en) | Fabrication method of packaging substrate having embedded passive component | |
US5613033A (en) | Laminated module for stacking integrated circuits | |
CN1685508B (en) | Electronic module having canopy-type carriers | |
JP2001007531A (en) | Manufacture of wiring board | |
EP2284887A2 (en) | Module comprising semiconductor devices and module manufacturing method | |
CN111565524B (en) | Circuit board and preparation process thereof | |
CN110730561A (en) | Circuit board structure and electronic equipment | |
JP2000243873A (en) | Wiring board, core substrate with built-in capacitor, main body of core substrate, capacitor and their manufacture | |
JP5190811B2 (en) | Power module | |
CN112770495B (en) | Omnidirectional embedded module and manufacturing method thereof, and packaging structure and manufacturing method thereof | |
TWI773565B (en) | Multilayer circuit board with impedance-sensitive electronic components and method of making the same | |
KR20120053473A (en) | Wiring board | |
US9101058B2 (en) | IC package and assembly | |
JP4339781B2 (en) | Wiring board | |
JPH0677644A (en) | Formation of terminal part for electronic component having three-dimensional structure | |
US6888227B2 (en) | Apparatus for routing signals | |
CN215499762U (en) | Multilayer circuit board provided with impedance-sensitive electronic components | |
WO2021017980A1 (en) | Via stacked-up structure and heat dissipation structure of printed circuit board, and manufacturing method | |
US8365397B2 (en) | Method for producing a circuit board comprising a lead frame | |
CN115050716A (en) | High-frequency high-power-density module power supply and manufacturing method thereof | |
JP4521017B2 (en) | Wiring substrate manufacturing method, capacitor built-in core substrate manufacturing method | |
CN114731763A (en) | Embedded circuit board and manufacturing method thereof |