TW202307653A - 陳述技術 - Google Patents
陳述技術 Download PDFInfo
- Publication number
- TW202307653A TW202307653A TW111126953A TW111126953A TW202307653A TW 202307653 A TW202307653 A TW 202307653A TW 111126953 A TW111126953 A TW 111126953A TW 111126953 A TW111126953 A TW 111126953A TW 202307653 A TW202307653 A TW 202307653A
- Authority
- TW
- Taiwan
- Prior art keywords
- predicate
- data value
- statement
- source
- vector
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
- G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/3016—Decoding the operand specifier, e.g. specifier format
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
- Complex Calculations (AREA)
- Devices For Executing Special Programs (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB2110500.2A GB2612010B (en) | 2021-07-21 | 2021-07-21 | Predication techniques |
| GB2110500.2 | 2021-07-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202307653A true TW202307653A (zh) | 2023-02-16 |
Family
ID=77443517
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW111126953A TW202307653A (zh) | 2021-07-21 | 2022-07-19 | 陳述技術 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US20240329996A1 (https=) |
| EP (1) | EP4374250B1 (https=) |
| JP (1) | JP2024525798A (https=) |
| KR (1) | KR20240027144A (https=) |
| CN (1) | CN117795477A (https=) |
| GB (1) | GB2612010B (https=) |
| IL (1) | IL310119A (https=) |
| TW (1) | TW202307653A (https=) |
| WO (1) | WO2023002147A1 (https=) |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7428631B2 (en) * | 2003-07-31 | 2008-09-23 | Intel Corporation | Apparatus and method using different size rename registers for partial-bit and bulk-bit writes |
| US20080016320A1 (en) * | 2006-06-27 | 2008-01-17 | Amitabh Menon | Vector Predicates for Sub-Word Parallel Operations |
| US7676647B2 (en) * | 2006-08-18 | 2010-03-09 | Qualcomm Incorporated | System and method of processing data using scalar/vector instructions |
| US9606803B2 (en) * | 2013-07-15 | 2017-03-28 | Texas Instruments Incorporated | Highly integrated scalable, flexible DSP megamodule architecture |
| US9400651B2 (en) * | 2013-09-24 | 2016-07-26 | Apple Inc. | Early issue of null-predicated operations |
| US20150089189A1 (en) * | 2013-09-24 | 2015-03-26 | Apple Inc. | Predicate Vector Pack and Unpack Instructions |
| GB2548908B (en) * | 2016-04-01 | 2019-01-30 | Advanced Risc Mach Ltd | Complex multiply instruction |
-
2021
- 2021-07-21 GB GB2110500.2A patent/GB2612010B/en active Active
-
2022
- 2022-06-22 IL IL310119A patent/IL310119A/en unknown
- 2022-06-22 EP EP22734030.4A patent/EP4374250B1/en active Active
- 2022-06-22 US US18/579,804 patent/US20240329996A1/en active Pending
- 2022-06-22 KR KR1020247005225A patent/KR20240027144A/ko active Pending
- 2022-06-22 CN CN202280053705.2A patent/CN117795477A/zh active Pending
- 2022-06-22 WO PCT/GB2022/051586 patent/WO2023002147A1/en not_active Ceased
- 2022-06-22 JP JP2024502040A patent/JP2024525798A/ja active Pending
- 2022-07-19 TW TW111126953A patent/TW202307653A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| EP4374250B1 (en) | 2026-03-25 |
| GB2612010B (en) | 2023-11-08 |
| WO2023002147A1 (en) | 2023-01-26 |
| EP4374250A1 (en) | 2024-05-29 |
| US20240329996A1 (en) | 2024-10-03 |
| JP2024525798A (ja) | 2024-07-12 |
| CN117795477A (zh) | 2024-03-29 |
| IL310119A (en) | 2024-03-01 |
| GB202110500D0 (en) | 2021-09-01 |
| EP4374250C0 (en) | 2026-03-25 |
| GB2612010A (en) | 2023-04-26 |
| KR20240027144A (ko) | 2024-02-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI791694B (zh) | 向量帶進位加法指令 | |
| JP5646656B2 (ja) | 複数の命令セットにより使用されるレジスタ間のマッピング | |
| US11307855B2 (en) | Register-provided-opcode instruction | |
| US7594094B2 (en) | Move data facility with optional specifications | |
| CN102792265A (zh) | 基于机器状态的指令破解 | |
| JP2005332361A (ja) | プログラム命令圧縮装置および方法 | |
| JP2006527435A (ja) | 複数の命令セットを有するデータ処理装置内における命令エンコード | |
| JPH0863367A (ja) | テストベクトルを発生する方法およびテストベクトル発生システム | |
| US11354126B2 (en) | Data processing | |
| TW202307653A (zh) | 陳述技術 | |
| US20250156182A1 (en) | Technique for performing memory access operations | |
| KR102688393B1 (ko) | 벡터 술어 요약 생성 | |
| JP2024503638A (ja) | メモリコピーサイズ判定命令及びデータ転送命令 | |
| US11099848B1 (en) | Overlapped-immediate/register-field-specifying instruction | |
| TW202403546A (zh) | 用於可擴縮向量指令集架構的子向量支援指令 | |
| JP2024525798A5 (https=) |