TW202303799A - Die bonding device and method for manufacturing semiconductor device - Google Patents
Die bonding device and method for manufacturing semiconductor device Download PDFInfo
- Publication number
- TW202303799A TW202303799A TW110147129A TW110147129A TW202303799A TW 202303799 A TW202303799 A TW 202303799A TW 110147129 A TW110147129 A TW 110147129A TW 110147129 A TW110147129 A TW 110147129A TW 202303799 A TW202303799 A TW 202303799A
- Authority
- TW
- Taiwan
- Prior art keywords
- substrate
- aforementioned
- bonding
- die
- mentioned
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 37
- 238000004519 manufacturing process Methods 0.000 title claims description 16
- 239000004065 semiconductor Substances 0.000 title claims description 11
- 239000000758 substrate Substances 0.000 claims abstract description 233
- 238000006073 displacement reaction Methods 0.000 claims abstract description 13
- 238000003384 imaging method Methods 0.000 claims abstract description 9
- 230000008859 change Effects 0.000 claims description 13
- 238000012937 correction Methods 0.000 claims description 12
- 230000008569 process Effects 0.000 claims description 8
- 238000005259 measurement Methods 0.000 claims description 7
- 230000006399 behavior Effects 0.000 claims description 3
- 238000009529 body temperature measurement Methods 0.000 claims description 3
- 238000001931 thermography Methods 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 description 27
- 230000008602 contraction Effects 0.000 description 22
- 238000010586 diagram Methods 0.000 description 22
- 230000017105 transposition Effects 0.000 description 17
- 238000012546 transfer Methods 0.000 description 16
- 230000032258 transport Effects 0.000 description 10
- 210000000078 claw Anatomy 0.000 description 9
- 238000007789 sealing Methods 0.000 description 8
- 238000005304 joining Methods 0.000 description 7
- 230000004048 modification Effects 0.000 description 7
- 238000012986 modification Methods 0.000 description 7
- 101100172073 Echinococcus granulosus EG13 gene Proteins 0.000 description 5
- 239000013078 crystal Substances 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 239000011347 resin Substances 0.000 description 3
- 229920005989 resin Polymers 0.000 description 3
- 241000309551 Arthraxon hispidus Species 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000003708 edge detection Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000010410 layer Substances 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000007306 turnover Effects 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000008094 contradictory effect Effects 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67144—Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/52—Mounting semiconductor bodies in containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67248—Temperature monitoring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
- H01L21/67259—Position monitoring, e.g. misposition detection or presence detection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
- H01L21/681—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment using optical controlling means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
- H05K13/04—Mounting of components, e.g. of leadless components
- H05K13/0404—Pick-and-place heads or apparatus, e.g. with jaws
- H05K13/0406—Drive mechanisms for pick-and-place heads, e.g. details relating to power transmission, motors or vibration damping
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
- Wire Bonding (AREA)
Abstract
Description
本發明係關於晶粒接合裝置,例如可適用於扇出型晶圓級封裝用的基板進行晶粒置放的晶粒接合裝置。The present invention relates to a die bonding device, for example, a die bonding device that can be applied to a substrate for fan-out wafer level packaging for placing die.
扇出型晶圓級封裝(Fan Out Wafer Level Package:FOWLP)係於超過晶片面積的廣泛區域形成再配線層的封裝。FOWLP係例如利用於直徑為300mm的晶圓或玻璃基板之圓形狀的面板(晶圓面板)載置多數矽晶粒,統合實施封裝的製造,減低每1個封裝的製造成本。FOWLP的面板使用Si基板或玻璃基板。另一方面,將該統合製造的想法適用於比晶圓還大之矩形狀的面板(面板狀的基板)為FOPLP(Fan Out Panel Level Package)。FOPLP的面板使用印刷電路基板或玻璃基板(例如液晶面板製造用基板等)。Fan Out Wafer Level Package (FOWLP) is a package in which a redistribution layer is formed in a wide area exceeding the chip area. For example, FOWLP uses a wafer with a diameter of 300mm or a circular panel (wafer panel) of a glass substrate to mount many silicon chips, and implements package manufacturing in an integrated manner to reduce the manufacturing cost of each package. FOWLP panels use Si substrates or glass substrates. On the other hand, FOPLP (Fan Out Panel Level Package) is an application of this integrated manufacturing concept to a rectangular panel (panel-shaped substrate) larger than a wafer. For the panel of FOPLP, a printed circuit board or a glass substrate (for example, a substrate for liquid crystal panel production, etc.) is used.
作為FOWLP及FOPLP的製程,例如有於作為暫用基板的面板(以下也稱為基板)上將從晶圓拾取的晶粒,透過塗佈於基板上之黏著性的基劑接合而暫時固定後,以封止樹脂統合密封,從基板剝離其封止體,進行再配線及墊片(PAD)的形成的方法。在該方法中為了維持良率、品質,需要餘基板上高精度地安裝晶粒。 [先前技術文獻] [專利文獻] As the process of FOWLP and FOPLP, for example, on a panel (hereinafter also referred to as a substrate) as a temporary substrate, the die picked up from the wafer is temporarily fixed by bonding with an adhesive base agent coated on the substrate. , A method of integrally sealing with a sealing resin, peeling off the sealing body from the substrate, and performing rewiring and pad (PAD) formation. In this method, in order to maintain the yield and quality, it is necessary to mount the die with high precision on the remaining substrate. [Prior Art Literature] [Patent Document]
[專利文獻1] 日本特開2018-133353號公報 [Patent Document 1] Japanese Patent Laid-Open No. 2018-133353
[發明所欲解決之課題][Problem to be Solved by the Invention]
以製造裝置的高精度化為目標,考量於基板上配置成為預先定位之基準的標記等,進行校準的方法,但是,在對基板加工而形成目標標記時,有製造的零件尺寸變更之狀況等基板(作為模具)難以再使用之外,對於在基板上以高精度形成校準標記來說花費成本,基板的成本的上升會導致封裝價格的上升。因此,需要於沒有標記的素面基板上高精度地安裝晶粒,製造裝置也變成高價者。對於為了減低FOWLP及FOPLP的成本來說,需要實現可高精度且低價格進行安裝的製造裝置。Aiming at high-precision manufacturing equipment, it is considered to place marks on the substrate as a reference for pre-positioning, etc., and perform calibration. However, when the target mark is formed by processing the substrate, there may be situations where the dimensions of the manufactured parts change, etc. In addition to being difficult to reuse the substrate (as a mold), it is costly to form alignment marks on the substrate with high precision, and an increase in the cost of the substrate leads to an increase in package price. Therefore, it is necessary to mount the die with high precision on a plain substrate without marks, and the manufacturing equipment becomes expensive. In order to reduce the cost of FOWLP and FOPLP, it is necessary to realize a manufacturing device that can be mounted with high precision and at low cost.
本發明的課題係提供將半導體晶片(晶粒)定位精度高地安裝於未施加標記的基板的晶粒接合裝置。 [用以解決課題之手段] The subject of this invention is providing the die bonding apparatus which mounts a semiconductor wafer (die) on the board|substrate to which a mark is not given with high positioning accuracy. [Means to solve the problem]
簡單說明本發明的代表性者的概要的話,如下所述。 亦即,晶粒接合裝置係具備控制將晶粒載置於透明的圓形狀之基板的上面的接合頭與控制攝像裝置的控制裝置。控制裝置,係以藉由攝像裝置辨識並測量前述基板的初期狀態之複數邊緣,依據測量的位置,計算出基板的初期中心位置及初期大小,將基板於圓周上分割成複數區域,在經過所定時間後,對應基板的各區域,藉由攝像裝置辨識並測量複數邊緣,依據測量的位置,計算出各區域之基板的變位中心位置及變位大小,且依據初期中心位置及初期大小,與變位中心位置及變位大小,計算出基板的所定期間後之外周的座標,與基板的初期狀態之外周的座標的變位量之方式構成。 [發明的效果] Briefly explaining the outline of representative ones of the present invention, it is as follows. That is, the die bonding apparatus is equipped with the control device which controls the bonding head which controls a die to be mounted on the upper surface of a transparent circular board|substrate, and controls an imaging device. The control device uses the camera device to identify and measure the multiple edges of the initial state of the aforementioned substrate, and calculates the initial center position and initial size of the substrate based on the measured position, and divides the substrate into multiple areas on the circumference. After a period of time, corresponding to each area of the substrate, the multiple edges are identified and measured by the camera device, and the displacement center position and displacement size of the substrate in each area are calculated according to the measured position, and based on the initial center position and initial size, and The position of the center of displacement and the magnitude of the displacement are calculated in such a way that the coordinates of the outer periphery of the substrate after a predetermined period of time and the displacement amount of the coordinates of the outer periphery of the substrate in the initial state are calculated. [Effect of the invention]
依據前述晶粒接合裝置,可提升晶粒置放的精度。According to the aforementioned die bonding device, the precision of die placement can be improved.
以下,針對實施形態及變形例,使用圖面來進行說明。但是,於以下的說明中,有對於相同構成要素附加相同符號,省略重複的說明的情況。再者,圖式係為了讓說明更明確,相較於實際的樣態,有關於各部的寬、厚度、形狀等模式揭示的狀況,但僅為一例,並不是限定本發明的解釋者。Embodiments and modified examples are described below using drawings. However, in the following description, the same reference numerals are attached to the same constituent elements, and overlapping descriptions may be omitted. In addition, in order to clarify the description, the drawings show a schematic representation of the width, thickness, shape, etc. of each part rather than the actual state, but they are only examples and do not limit the interpreter of the present invention.
圖1係揭示實施形態之覆晶接合機的概略的俯視圖。圖2係說明於圖1中從箭頭A方向觀察時,拾取翻轉頭、轉置頭及接合頭的動作的圖。FIG. 1 is a schematic plan view showing a flip chip bonding machine according to an embodiment. FIG. 2 is a diagram illustrating the actions of the pickup inverting head, the transposing head, and the bonding head when viewed from the direction of arrow A in FIG. 1 .
作為晶粒接合裝置的覆晶接合機10係大致區分具有晶粒供給部1、拾取部2、轉置部8、中間工作台部3、接合部4、搬送部5、基板供給部6K、基板搬出部6H、監視並控制各部的動作的控制裝置7。A flip
首先,晶粒供給部1係供給安裝於基板P的晶粒D。晶粒供給部1係具有包含被分割之晶圓11的晶圓保持台12、以從晶圓11向上推出晶粒D的虛線表示的上推單元13、晶圓環供給部18。晶粒供給部1係藉由未圖示的驅動手段移動於X軸及Y軸方向,使所拾取的晶粒D移動至上推單元13的位置。晶圓環供給部18係具有收納晶圓環14(參照圖3)的晶圓匣,依序將晶圓環14供給至晶粒供給部1,交換成新的晶圓環14。晶粒供給部1係以可從晶圓環14拾取所希望之晶粒D的方式,將晶圓環14移動至拾取點。晶圓環14係固定晶圓11,可安裝於晶粒供給部1的治具。First, the die
拾取部2係具有拾取並翻轉晶粒D的拾取翻轉頭21,與使吸嘴22升降、旋轉、反轉及移動於Y軸方向之未圖示的各驅動部。藉由此種構造,拾取翻轉頭21係拾取晶粒D,使拾取翻轉頭21旋轉180度,翻轉晶粒D的突起並朝向下面,成為將晶粒D交付給轉置頭81的姿勢。The pick-
轉置部8係從拾取翻轉頭21接收翻轉的晶粒D,並載置於中間工作台31。轉置部8係具有具備與拾取翻轉頭21同樣地於前端吸附保持晶粒D的吸嘴82的轉置頭81,與使轉置頭81移動於Y軸方向的Y驅動部83。The
中間工作台部3係具有暫時載置晶粒D的中間工作台31及工作台辨識相機34。中間工作台31係可藉由未圖示的驅動部移動於Y軸方向。The
接合部4係從中間工作台31拾取晶粒D,並接合於搬送來的基板P上。在此,作為基板P,使用透明之圓形狀的基板即玻璃面板。接合部4係具有具備與拾取翻轉頭21同樣地於前端吸附保持晶粒D的吸嘴42的接合頭41、作為使接合頭41移動於Y軸方向的驅動部的Y樑43、拍攝基板P等而辨識出接合位置的基板辨識相機44、接合台46。X樑45係設置於搬送軌道51、52的附近,Y樑43係以橫跨接合台46上之方式延伸於Y軸方向,兩端部係以可藉由X樑45自由移動於X軸方向之方式被支持。The
接合頭41係具有可藉由真空吸附而自由裝卸地保持晶粒D的吸嘴42的裝置,可自由往返移動於Y軸方向即Z軸方向地安裝於Y樑43。安裝頭41係具備保持並搬送從中間工作台31拾取的晶粒D,並將晶粒D安裝於被吸附固定於接合台46的基板P上的功能。再者,接合頭41比X樑45更往中間工作台31側移動時,接合頭41會以吸嘴42變成高於X樑45之方式上升。The
藉由此種構造,接合頭41係從中間工作台31拾取晶粒D,並依據基板辨識相機44的攝像資料,將晶粒D接合於基板P上。With such a structure, the
搬送部5係具備保持基板P的基板搬送治具WC移動於X軸方向的搬送軌道51、52。搬送軌道51、52係平行地設置。藉由此種構造,從基板供給部6K搬出基板P,沿著搬送軌道51、52移動至接合位置為止,接合後移動至基板搬出部6H為止,將基板P交給基板搬出部6H。將晶粒D接合於基板P中,基板供給部6K係重新搬出基板P,在搬送軌道51、52上待機。The
控制裝置7係具備儲存監視並控制覆晶接合機10之各部的動作的程式(軟體)的記憶體,與執行儲存於記憶體之程式的中央處理裝置(CPU)。例如,控制裝置7係擷取來自基板辨識相機44及基板辨識相機44的圖像資訊、接合頭41的位置等的各種資訊並儲存於記憶體,控制接合頭41的接合動作等各構造要素的各動作。The
圖3係揭示圖1之晶粒供給部的主要部的概略剖面圖。如圖3所示,晶粒供給部1係具有保持晶圓環14的延伸環15、將被晶圓環14保持,且黏著了複數晶粒D的切割膠帶16水平地定位的支持環17、用以將晶粒D向上方推出的上推單元13。為了拾取所定晶粒D,上推單元13係藉由未圖示的驅動機構移動於上下方向,晶粒供給部1係變成移動於水平方向。FIG. 3 is a schematic cross-sectional view showing main parts of the crystal grain supply unit shown in FIG. 1 . As shown in FIG. 3 , the
接著,針對實施形態的覆晶接合機中所實施之接合方法(半導體裝置的製造方法),使用圖4進行說明。圖4係揭示利用圖1的覆晶接合機所實施之接合方法的流程圖。Next, a bonding method (manufacturing method of a semiconductor device) implemented in the flip chip bonding machine of the embodiment will be described using FIG. 4 . FIG. 4 is a flow chart illustrating a bonding method implemented by the flip chip bonding machine shown in FIG. 1 .
在後述步驟之前,於覆晶接合機,搬入用以保持具有晶粒D之切割膠帶16的晶圓環14及保持基板P的基板搬送治具WC。搬入的基板P係被搬送至接合台46,計算出基板P的中心及基板尺寸,並將其作為初始值登記。詳細內容於後敘述。Before the steps described later, the
(步驟S21:拾取晶圓晶粒)
控制裝置7係以拾取之晶粒D位於上推單元13的正上方之方式移動晶圓保持台12,將剝離對象晶粒定位於上推單元13與吸嘴22。以上推單元13的上面接觸切割膠帶16的背面之方式移動上推單元13。此時,控制裝置7係於上推單元13的上面吸附切割膠帶16。控制裝置7係一邊對吸嘴22進行真空處理一邊使其下降,並著陸於剝離對象的晶粒D上,以吸附晶粒D。控制裝置7係使吸嘴22上升,從切割膠帶16剝離晶粒D。藉此,晶粒D藉由拾取翻轉頭21拾取。
(Step S21: pick up wafer die)
The
(步驟S22:移動拾取翻轉頭)
控制裝置7係將拾取翻轉頭21從拾取位置移動至翻轉位置。
(step S22: move and pick up the turning head)
The
(步驟S23:翻轉拾取翻轉頭)
控制裝置7係使拾取翻轉頭21旋轉180度,翻轉晶粒D的突起面(表面)並朝向下面,成為將晶粒D交付給轉置頭81a的姿勢。
(Step S23: Turn over and pick up the turning head)
The
(步驟S24:轉置頭收授)
控制裝置7係從翻轉拾取頭21的吸嘴22藉由轉置頭81的吸嘴82,拾取晶粒D,進行晶粒D的收授。
(Step S24: Transpose the head to receive and grant)
The
(步驟S25:翻轉拾取翻轉頭)
控制裝置7係翻轉拾取翻轉頭21,將吸嘴22的吸附面朝下。
(step S25: turn over and pick up the turning head)
The
(步驟S26:移動轉置頭)
在步驟S25之前或同步,控制裝置7係將轉置頭81移動至中間工作台31。
(step S26: moving the transposition head)
Before or synchronously with step S25 , the
(步驟S27:中間工作台晶粒載置)
控制裝置7係將轉置頭81所保持的晶粒D載置於中間工作台31。
(Step S27: Die placement on the intermediate workbench)
The
(步驟S28:移動轉置頭)
控制裝置7係使轉置頭81移動至晶粒D的收授位置。
(step S28: moving the transposition head)
The
(步驟S29:中間工作台位置移動)
在步驟S28之後或同步,控制裝置7係使中間工作台31移動至與接合頭41的收授位置。
(Step S29: the position of the middle table moves)
After step S28 or synchronously, the
(步驟S2A:接合頭收授)
控制裝置7係從中間工作台31藉由接合頭41的吸嘴拾取晶粒D,進行晶粒D的收授。
(Step S2A: receiving and receiving of joint head)
The
(步驟S2B:中間工作台位置移動)
控制裝置7係使中間工作台31移動至與轉置頭81的收授位置。
(Step S2B: the position of the middle table moves)
The
(步驟S2C:接合頭移動)
控制裝置7係將接合頭41的吸嘴42所保持的晶粒D移動至基板P上。
(Step S2C: Bonding head moves)
The
(步驟S2D:接合)
控制裝置7係從中間工作台31將以接合頭41的吸嘴42拾取之晶粒D接合(載置)於塗佈了黏著性的基劑(黏著層)基板P上。關於詳細內容,於後敘述。
(Step S2D: Bonding)
The
(步驟S2E:接合頭移動)
控制裝置7係使接合頭41移動至與中間工作台31的收授位置。
(Step S2E: Bonding head moves)
The
又,步驟S2E之後,控制裝置7係以基板搬出部6H從搬送軌道51、52取出保持接合晶粒D之基板P的基板搬送治具WC。從覆晶接合機10搬出保持基板P的基板搬送治具WC。Further, after step S2E, the
之後,藉由以封止樹脂統合密封被配置於基板P的黏著層上的複數晶粒(半導體晶片),形成具有複數半導體晶片與覆蓋複數半導體晶片之封止樹脂的封止體之後,從封止體剝離基板P,接下來,於封止體貼附基板P之面上形成再配線層,製造FOWLP。After that, by integrally sealing the plurality of crystal grains (semiconductor wafers) disposed on the adhesive layer of the substrate P with a sealing resin to form a sealing body having a plurality of semiconductor chips and a sealing resin covering the plurality of semiconductor chips, the sealing After the stopper is peeled off from the substrate P, a rewiring layer is formed on the surface of the stopper-attached substrate P to manufacture FOWLP.
接著,針對圖1所示的接合台46,使用圖5進行說明。圖5係揭示圖1所示之接合台的俯視圖。Next, the
如圖5所示,接合台46係以真空吸附及加熱FOPLP用之矩形狀的基板及FOWLP用之圓形狀的基板雙方之方式構成。矩形狀的基板係例如可載置515mm×510mm的大小的基板,圓形狀的基板係例如可載置12英吋及8英吋的晶圓尺寸的基板。As shown in FIG. 5 , the bonding table 46 is configured to vacuum absorb and heat both the rectangular substrate for FOPLP and the circular substrate for FOWLP. The rectangular substrate can mount, for example, a substrate with a size of 515 mm×510 mm, and the circular substrate can mount, for example, 12-inch and 8-inch wafer-sized substrates.
接合台46係於中央的圓具備圓形狀之基板用的真空吸附溝VT1及加熱器HT1,於外周具備矩形狀之基板用的真空吸附溝VT2及加熱器HT2,與基板搬送治具用的穿通孔EH1、EH2。穿通孔EH1係後述的基板保持爪WSC用,穿通孔EH2係後述的基板定位爪WPM用。在載置圓形狀的基板時,僅使用中央的圓的加熱器HT1及真空吸附溝VT1,載置矩形狀的基板時,使用中央的圓的加熱器HT1與外周的加熱器HT2及真空吸附溝VT1、VT2。The bonding table 46 is equipped with a vacuum suction groove VT1 and a heater HT1 for a circular substrate in the central circle, and a vacuum suction groove VT2 and a heater HT2 for a rectangular substrate on the outer periphery, and a through hole for a substrate transfer jig. Holes EH1, EH2. The through hole EH1 is for a substrate holding claw WSC described later, and the through hole EH2 is used for a substrate positioning claw WPM described later. When placing a circular substrate, use only the central circular heater HT1 and vacuum suction groove VT1, and when mounting a rectangular substrate, use the central circular heater HT1 and the outer peripheral heater HT2 and vacuum suction groove VT1, VT2.
接著,針對圖1所示的基板搬送治具WC,使用圖6進行說明。圖6係說明圖1所示之基板搬送治具的圖。圖6(a)係揭示基板搬送治具的俯視圖。圖6(b)係揭示基板搬送治具被載置於接合台之前的狀態,圖6(a)的B-B線之剖面圖。圖6(c)係揭示基板搬送治具被載置於接合台的狀態,圖6(a)的B-B線之剖面圖。Next, the board|substrate transfer jig WC shown in FIG. 1 is demonstrated using FIG. 6. FIG. FIG. 6 is a diagram illustrating the substrate transfer jig shown in FIG. 1 . FIG. 6( a ) is a top view showing the substrate transfer jig. Fig. 6(b) is a cross-sectional view of line B-B in Fig. 6(a) showing the state before the substrate transfer jig is placed on the bonding table. Fig. 6(c) is a cross-sectional view of line B-B in Fig. 6(a) showing the state where the substrate transfer jig is placed on the bonding table.
基板搬送治具WC係具備於中央形成孔之矩形狀的基板WCS、在3處保持基板P的3個基板保持爪WSC、基板定位爪WPM。如圖6(b)所示,基板保持爪WSC係具有抵接且固定於基板WSC的上面的部分WSCa,與抵接於基板P的下面,保持基板P的部分WSCb。保持基板P的部分WSCb的上面與基板P的下面抵接。如圖6(c)所示,保持基板P的部分WSCb係以埋入接合台46的穿通孔,基板P的下面與接合台46的上面抵接之方式構成。The substrate transfer jig WC includes a rectangular substrate WCS with a hole formed in the center, three substrate holding claws WSC for holding the substrate P at three places, and substrate positioning claws WPM. As shown in FIG. 6( b ), the substrate holding claw WSC has a portion WSCa abutting and fixed on the upper surface of the substrate WSC, and a portion WSCb abutting on the lower surface of the substrate P to hold the substrate P. The upper surface of the portion WSCb holding the substrate P is in contact with the lower surface of the substrate P. As shown in FIG. As shown in FIG. 6( c ), the portion WSCb holding the substrate P is embedded in the through hole of the
在此,為了讓本發明的晶粒接合裝置更明確,針對將晶粒置放於基板時的問題點,使用圖7進行說明。圖7係說明基板的熱伸縮之問題點的圖,重疊初期時之基板與接合時之基板而記載的概念圖。Here, in order to clarify the die bonding apparatus of the present invention, a problem in placing a die on a substrate will be described using FIG. 7 . FIG. 7 is a diagram illustrating a problem of thermal expansion and contraction of the substrate, and is a conceptual diagram described by superimposing the substrate at the initial stage and the substrate at the time of bonding.
在FOWLP中基板尺寸大(例如直徑為300mm等),需要以將晶粒以3~5μm等的高精度,且大量接合於未設置定位基準的基板上。但是,因為環境的溫度變化及製程中所需之基板溫度的變化、裝置的經時變化等所致之影響,有接合途中發生基板的伸縮等變化之狀況,會影響接合後的精度。In FOWLP, the substrate size is large (for example, 300 mm in diameter), and it is necessary to bond a large number of crystal grains with high precision such as 3 to 5 μm on a substrate without positioning references. However, due to the influence of environmental temperature changes, changes in substrate temperature required in the process, and changes in equipment over time, changes such as expansion and contraction of the substrates may occur during bonding, which will affect the accuracy after bonding.
例如,如圖7所示,設計值及常溫時或接合開始時(初期時)之基板(將此狀態記載為基板P0)係於接合時的加熱處理中基板往X軸方向及Y軸方向熱膨脹(將此狀態記載為基板P1)。結果,以設計值及初期時之基板中心CN為基準的目標接合的座標BC0係接合時成為以基板中心CN為基準的目標接合的座標BC1。For example, as shown in FIG. 7, the design value and the substrate at room temperature or at the start of bonding (initial stage) (this state is described as substrate P0) are thermally expanded in the X-axis direction and the Y-axis direction during the heat treatment at the time of bonding. (This state is described as substrate P1). As a result, the coordinate BC0 of the target bonding based on the design value and the substrate center CN at the initial stage becomes the coordinate BC1 of the target bonding based on the substrate center CN during bonding.
即使是相同目標,因為發生熱伸縮,目標接合位置係從座標BC0往座標BC1偏離。但是,不考慮該狀況,不進行修正而直接接合的話,變成接合至座標BC0的位置。於是,接合後回到初期時之基板狀態時,不會為依照目標的接合位置,導致精度差。為了改善回到初期時之基板狀態時的精度,必須施加修正。Even if it is the same target, the target joint position deviates from the coordinate BC0 to the coordinate BC1 due to thermal expansion and contraction. However, if this situation is not taken into account, if it is joined without correction, it will be joined to the position of coordinate BC0. Therefore, when returning to the initial state of the substrate after bonding, the bonding position will not be in accordance with the target, resulting in poor accuracy. In order to improve the accuracy when returning to the initial state of the substrate, correction must be applied.
考量對於環境及製程所致之溫度變化相對的基板的熱伸縮(熱膨脹及熱收縮)的變化,根據任意外形3處以上的座標,求出近似圓,藉由運算而計算出中心點座標,利用自測定點數的中心點起的半徑的經時變化,求出各點的伸縮而進行修正。Considering the changes in the thermal expansion and contraction (thermal expansion and thermal contraction) of the substrate relative to the temperature changes caused by the environment and the process, an approximate circle is obtained based on the coordinates of more than 3 arbitrary shapes, and the coordinates of the center point are calculated by calculation. The change over time of the radius from the center point of the measured points is calculated and corrected by calculating the expansion and contraction of each point.
但是,基板P的熱伸縮並不限於因為後述(a)~(f)的理由,在基板內均勻發生,基板P也不限於任何一處都從中心均勻伸縮。進而計算出的中心點座標也會變化,故熱伸縮輛的計算發生誤差,難以進行正確熱伸縮所致之基板P內的接合位置的修正。However, the thermal expansion and contraction of the substrate P is not limited to occur uniformly within the substrate for reasons (a) to (f) described later, and the substrate P is not limited to uniform expansion and contraction from the center at any point. Furthermore, the calculated coordinates of the center point also change, so errors occur in the calculation of thermal expansion and contraction, and it is difficult to correctly correct the bonding position in the substrate P due to thermal expansion and contraction.
(a)從基板P的一部分區域依序進行接合,故接合的區域與其以外的區域的基板P的吸放熱量不同,基板P內發生溫度差,產生部分性之基板P內的熱伸縮的差。(a) Bonding is performed sequentially from a part of the substrate P, so the amount of heat absorbed and released by the substrate P in the bonded region and other regions is different, a temperature difference occurs in the substrate P, and a partial difference in thermal expansion and contraction in the substrate P occurs. .
(b)因為基板P的加熱機構即接合台46的加熱器HT1所致之不均,基板P內的熱伸縮量產生差異。(b) The amount of thermal expansion and contraction in the substrate P varies due to unevenness due to the heater HT1 of the
(c)因為來自基板搬送治具WC之基板P的箝夾(固定)部分即基板保持爪WSC的熱傳導的影響,來自加熱的基板P的放熱量產生部分性的差,基板P內發生溫度差,基板P內產生熱伸縮的差。(c) Due to the influence of heat conduction from the substrate holding claw WSC, which is the clamping (fixed) portion of the substrate P of the substrate transfer jig WC, the amount of heat released from the heated substrate P is partially different, and a temperature difference occurs in the substrate P. , a difference in thermal expansion and contraction occurs in the substrate P.
(d)將晶粒置放於FOPLP用的基板與FOWLP用的基板雙方的並用裝置中,於矩形的FOPLP用的基板安裝FOWLP用的基板而進行處理時,從FOPLP用的基板部分的基準導件部分即基板定位爪WPM往一方向發生因應基板P的位置而不同的熱變形,中心點的座標也會變化。進而,因為接觸之矩形狀的基板WCS的角部及邊等的形狀,FOPLP用的基板P內發生溫度差,產生部分性之基板P內的熱伸縮的差。(d) When the die is placed in an apparatus for both the substrate for FOPLP and the substrate for FOWLP, and the substrate for FOWLP is mounted on the rectangular substrate for FOPLP for processing, the reference guide of the substrate for FOPLP The component part, ie, the substrate positioning claw WPM, undergoes thermal deformation in one direction depending on the position of the substrate P, and the coordinates of the center point also change. Furthermore, due to the shape of the corners and sides of the rectangular substrate WCS in contact, a temperature difference occurs in the substrate P for FOPLP, and a partial difference in thermal expansion and contraction in the substrate P occurs.
(e)因為基板P的翹曲而發生溫度差,產生基板P內的熱伸縮的差。(e) A temperature difference occurs due to warping of the substrate P, and a difference in thermal expansion and contraction in the substrate P occurs.
(f)根據基板P的構件的性質,熱伸縮有非等向性,熱變形變不均勻。(f) Depending on the properties of the members of the substrate P, thermal expansion and contraction are anisotropic, and thermal deformation is not uniform.
針對解決前述問題點的實施形態之接合方法的概要,使用圖8及圖9進行說明。圖8係說明實施形態之接合方法的概要的圖,圖8(a)係說明區域分割的圖,圖8(b)係說明熱伸縮量的計算的圖。圖9係說明實施形態的接合方法所致之效果的一例的圖。The outline of the joining method of the embodiment which solves the said problem is demonstrated using FIG. 8 and FIG. 9. FIG. Fig. 8 is a diagram illustrating an outline of a joining method according to the embodiment, Fig. 8(a) is a diagram illustrating division of regions, and Fig. 8(b) is a diagram illustrating calculation of thermal expansion and contraction amount. Fig. 9 is a diagram illustrating an example of the effects obtained by the bonding method of the embodiment.
如圖8(a)所示,將基板P1的圓周分割成複數區域AR。抽出分割之各區域的圓周上的3點以上的座標,根據該座標,計算出該各區域的中心座標。然後,如圖8(b)所示,根據對應該各區域所計算的中心座標,計算出並掌握圓周上的點座標之熱伸縮量(Δr)。將所掌握之接合時的各座標點的變化量,與初期時之基板P0之值進行比較,依據該變化量,修正接合位置,將晶粒接合於基板。As shown in FIG. 8( a ), the circumference of the substrate P1 is divided into a plurality of regions AR. The coordinates of three or more points on the circumference of each divided area are extracted, and the center coordinates of each area are calculated based on the coordinates. Then, as shown in FIG. 8( b ), based on the center coordinates calculated corresponding to each area, the thermal expansion and contraction (Δr) of the point coordinates on the circumference is calculated and grasped. The amount of change of each coordinate point during bonding is compared with the value of the substrate P0 at the initial stage, and the bonding position is corrected according to the amount of change, and the die is bonded to the substrate.
利用使用分割的概念而具有對應各區域不同的修正值,故即使圖9所示的畸形,也可進行接合。圖9所示的狀況,係僅加熱基板P1的一部分,為伸縮的狀態。即使此種狀況中,也可藉由具有在區域AR1、區域AR2中不同的修正值,於區域AR1、AR2中正確地進行接合。By utilizing the concept of division and having different correction values corresponding to each area, even the deformity shown in FIG. 9 can be joined. In the situation shown in FIG. 9, only a part of the substrate P1 is heated, and it is in a stretched state. Even in such a situation, by having different correction values in the areas AR1 and AR2 , it is possible to accurately join in the areas AR1 and AR2 .
藉此,對於在基板P內產生之不均勻的熱膨脹收縮所致之變形,可對應該各區域進行修正。可提升對於以圓形狀的透明基板構成之FOWLP用的基板之接合(晶粒置放)的精度。藉此,可提升FOWLP產品的良率。Thereby, the deformation caused by the uneven thermal expansion and contraction generated in the substrate P can be corrected corresponding to the respective regions. The accuracy of bonding (die placement) to a substrate for FOWLP composed of a circular transparent substrate can be improved. Thereby, the yield rate of FOWLP products can be improved.
接著,針對實施形態之接合方法,使用圖10至圖15進行說明。圖10係說明實施形態之接合方法的流程圖。圖11係說明計算基板的中心之方法的俯視圖。圖12係說明利用最小平方法計算出近似圓,求出近似圓的中心(Xc、Yc)、半徑(R)之方法的圖。圖13係揭示使用於利用最小平方法計算出近似圓,求出近似圓的中心(Xc、Yc)、半徑(R)之方法的計算式的圖。圖14係說明區域分割例的圖。圖15係說明計算出1個區域之基板的中心之方法的圖。Next, the bonding method of the embodiment will be described using FIGS. 10 to 15 . Fig. 10 is a flow chart illustrating the bonding method of the embodiment. 11 is a top view illustrating a method of calculating the center of a substrate. Fig. 12 is a diagram illustrating a method of calculating an approximate circle by the least square method, and obtaining the center (Xc, Yc) and radius (R) of the approximate circle. Fig. 13 is a diagram showing calculation formulas used to calculate an approximate circle by the least square method, and obtain the center (Xc, Yc) and radius (R) of the approximate circle. FIG. 14 is a diagram illustrating an example of area division. FIG. 15 is a diagram illustrating a method of calculating the center of a substrate in one region.
(步驟S1)
控制裝置7係將藉由基板搬送治具WC保持的基板P0搬送至接合台46,真空吸附基板P0之後,馬上開始基板P0的邊緣的辨識動作。如圖11所示,在辨識動作中,控制裝置7係藉由基板辨識相機44拍攝基板P0的任意3點之邊緣EG1~EG3,辨識(測量)基板P0的3個邊緣EG1~EG3的位置,將該位置及距離保存於記憶裝置。再者,基板P0的3個邊緣EG1~EG3的檢測係藉由基板辨識相機44所致之邊緣掃描來進行,但是,利用雷射高度感測器等所致之高度掃描來測量變化位置亦可。基板P0的邊緣的檢測並不是限於3個,作為4個以上亦可。
(step S1)
The
(步驟S2)
控制裝置7係根據步驟S1中所測量之基板P0的3個邊緣EG1~EG3的位置,計算出基板P0的中心及基板P的大小(例如半徑),將該等作為初始值而保存於記憶裝置。控制裝置7係根據3點的邊緣的測定結果,藉由最小平方法計算出近似圓,求出該近似圓的中心(xc、yc)、半徑(r)。
(step S2)
The
在此,針對根據複數測定點(xi、yi)以最小平方法對圓進行近似,以計算出圓的中心(xc、yc)的方法,使用圖12及圖13進行說明。再者,如圖12所示,測定點只要3點以上即可計算出近似圓。Here, a method of calculating the center (xc, yc) of the circle by approximating the circle with the least square method based on the complex measurement points (xi, yi) will be described with reference to FIGS. 12 and 13 . Furthermore, as shown in FIG. 12 , an approximate circle can be calculated as long as there are three or more measurement points.
近似的圓之中心CN的座標(xc、yc)設為(a、b),將半徑設為r的話,近似之圓的計算式係以圖13所示的式(1)表示。將式(1)變形,可如圖13所示的式(2)般變形。在此,式(2)的參數A、B、C係以圖13所示的式(3)表示。When the coordinates (xc, yc) of the center CN of the approximate circle are (a, b) and the radius is r, the calculation formula of the approximate circle is represented by the equation (1) shown in FIG. 13 . Equation (1) can be deformed like Equation (2) shown in FIG. 13 . Here, the parameters A, B, and C of the formula (2) are represented by the formula (3) shown in FIG. 13 .
使用複數測定點(xi、yi)(i=1~n),藉由最小平方法計算出參數A、B、C。亦即,使用圖13所示的式(4),計算出參數A、B、C。Parameters A, B, and C are calculated by the least square method using complex measurement points (xi, yi) (i=1~n). That is, parameters A, B, and C are calculated using equation (4) shown in FIG. 13 .
將式(4)以參數A、B、C偏微分的話,成為圖13所示的式(5)(6)(7)。將式(5)(6)(7)以行列式表現的話,成為圖13所示的式(8)所示,將式(8)變形的話,成為圖13所示的式(9)。根據式(9),計算出參數A、B、C。When equation (4) is partially differentiated with parameters A, B, and C, equations (5), (6) and (7) shown in FIG. 13 are obtained. Formulas (5), (6) and (7) expressed in determinant formulas are expressed as Formula (8) shown in FIG. 13, and Formula (8) is transformed into Formula (9) shown in FIG. 13 . According to formula (9), calculate the parameters A, B, C.
將根據式(9)計算出的A、B代入式(3)而計算出(a、b)。將根據式(3)計算出的(a、b)與根據式(9)計算出的C代入式(3)而計算出r。(a, b) is calculated by substituting A and B calculated from formula (9) into formula (3). r is calculated by substituting (a, b) calculated from formula (3) and C calculated from formula (9) into formula (3).
(步驟S3)
控制裝置7係預先登記從基板P0的中心CN接合晶粒D的位置,於該位置藉由接合頭41依序接合晶粒D。
(step S3)
The
(步驟S4、S5)
控制裝置7係依據所定時間或所定個數等,與時間經過相似的設定,判定是否已經過該期間(所定期間)(步驟S4),在未經過時持續接合,在已經過時再次檢測出基板P1的邊緣(步驟S5)。
(steps S4, S5)
The
在此,將基板P1於其圓周上分割成複數區域。複數區域可任意設定。例如,均等4分割成以基板P的初期狀態(基板P0)之中心位置為中心的扇形。根據接合位置,確定例如圖14所示之第1象限(I)至第4象限(IV)的對象象限(區域)。控制裝置7係對應分割的各區域,測量基板P1的複數邊緣。Here, the substrate P1 is divided into a plurality of regions on its circumference. Multiple areas can be set arbitrarily. For example, it is equally divided into four into fan shapes centering on the center position of the initial state of the substrate P (substrate P0 ). Based on the joining position, target quadrants (regions) such as the first quadrant (I) to the fourth quadrant (IV) shown in FIG. 14 are determined. The
(步驟S6)
如圖15所示,控制裝置7係例如作為對象區域,於第1象限中藉由基板辨識相機44拍攝基板P1的任意3點之邊緣EG11~EG13,辨識(測量)基板P1的3個邊緣EG11~EG13的位置,將該位置及距離保存於記憶裝置。控制裝置7係根據第1象限的區域之圓周上的3點座標,與步驟S2同樣地計算出近似圓。計算出該近似圓的中心CN’(xc’、yc’)及半徑(r’),並保存於記憶裝置。
(step S6)
As shown in FIG. 15 , the
(步驟S7)
控制裝置7係依據步驟S6中測量之中心CN’的位置及半徑(r’)及步驟S2中計算出的初始值,計算出基板P1的圓周上的點座標對於基板P0的圓周上的點座標的變化量。例如,控制裝置7係根據步驟S2中計算出之近似圓的半徑(r)與步驟S6中計算出之近似圓的半徑(r’),計算出伸縮率,依據計算的伸縮率,計算出上述的變化量。
(step S7)
The
(步驟S8)
控制裝置7係依據步驟S7中計算出的變化量,修正預先登記之接合晶粒D的位置,藉由接合頭41將晶粒D接合於基板P1。
(step S8)
The
(步驟S9)
控制裝置7係判定是否已經過所定期間,在未經過時持續步驟S8的接合,在已經過時返回步驟S5。
(step S9)
The
在實施形態中,對於預先設定的各區域,檢測出設置於接合台上之基板的中心(基板基準位置)與半徑(基板尺寸),以中心基準實施位置的校準、以半徑變化實施伸縮修正。藉此,可追隨熱伸縮所致之基板的中心及基板的半徑的變化,進行接合。In the embodiment, the center (substrate reference position) and radius (substrate size) of the substrate placed on the bonding table are detected for each preset area, the position is calibrated based on the center reference, and the expansion and contraction correction is performed based on the radius change. Thereby, bonding can be performed following changes in the center of the substrate and the radius of the substrate due to thermal expansion and contraction.
<變形例> 以下,針對實施形態之代表性的變形例揭示幾種。於以下的變形例的說明中,對於具有與上述的實施形態中說明者相同的構造及功能的部分,可使用與上述的實施形態相同的符號。然後,關於相關部分的說明,在技術上不矛盾的範圍內,可適當援用上述的實施形態之說明。又,上述的實施形態的一部分及複數變形例的全部或一部分在技術上不矛盾的範圍內,可適當複合適用。 <Modifications> Hereinafter, some representative modification examples of the embodiment will be disclosed. In the following description of the modified examples, the same symbols as those in the above-mentioned embodiment are used for parts having the same structure and function as those described in the above-mentioned embodiment. Then, for the description of relevant parts, the description of the above-mentioned embodiment can be appropriately used within the scope of technical non-contradiction. In addition, a part of the above-mentioned embodiments and all or a part of the plurality of modified examples may be appropriately combined and applied within a range that is not technically contradictory.
(第一變形例) 針對第一變形例,使用圖16進行說明。圖16係說明第一變形例之邊緣位置的設定的圖。 (first modified example) A first modification will be described using FIG. 16 . Fig. 16 is a diagram illustrating setting of edge positions in the first modification.
在實施形態中,已說明於對象區域內,測定基板P的任意3點邊緣的位置的範例,但是,對象區域內的3點係自動設定為區域內的基板P之外周的最遠部的2點與其中點。例如圖16所示般,均等4分割而將對象區域設為第1象限時,邊緣EG11係設定於x軸上的位置,邊緣EG13係設定於y軸上的位置,邊緣EG12係設定於邊緣EG11與邊緣EG13之中點的位置。藉此,可自動放寬3點的間隔。In the embodiment, an example has been described in which the positions of the edges of any three points of the substrate P are measured within the target area, but the three points in the target area are automatically set as 2 points of the farthest portion of the outer periphery of the substrate P within the area. point and its midpoint. For example, as shown in FIG. 16 , when the target area is equally divided into four and the first quadrant is set, the edge EG11 is set at the position on the x-axis, the edge EG13 is set at the position on the y-axis, and the edge EG12 is set at the edge EG11 The location of the midpoint with edge EG13. Thereby, the interval of 3 points can be automatically widened.
(第二變形例) 依據分割的區域的尺寸,決定區域內的最少測定點數量亦可。分割的區域細小時,與實施形態同樣地,將該區域當成圓而計算出中心。此時進行最少3點的邊緣檢測。分割的區域粗大時,則將該區域當成橢圓而計算出中心。此時進行最少6點的邊緣檢測。 (second modified example) Depending on the size of the divided area, the minimum number of measurement points in the area may be determined. When the divided area is small, the center is calculated by treating the area as a circle in the same manner as in the embodiment. At this time, at least 3 points of edge detection are performed. When the divided area is coarse, the area is regarded as an ellipse and the center is calculated. At this time, at least 6 points of edge detection are performed.
橢圓的通式以以下式表示。 Ax 2+Bxy+Cy 2+Dx+Ey+F=0 在此,A~F為係數。係數有6個,所以,藉由檢測出最少6點的邊緣的位置,與實施形態的近似圓同樣地,可計算出近似橢圓的中心座標、長軸的長度、短軸的長度、傾斜。 The general formula of an ellipse is represented by the following formula. Ax 2 +Bxy+Cy 2 +Dx+Ey+F=0 Here, A to F are coefficients. Since there are six coefficients, by detecting the edge positions of at least six points, the center coordinates, the length of the major axis, the length of the minor axis, and the inclination of the approximate ellipse can be calculated similarly to the approximate circle of the embodiment.
再者,無關於分割之區域的粒徑,檢測出最少6點的邊緣,使用橢圓近似亦可。In addition, regardless of the particle size of the divided region, at least 6 points of the edge are detected, and the ellipse approximation may be used.
(第三變形例)
在實施形態中,已說明均等分割基板P而設定區域的範例,但是,在第三變形例中,在設定分割的區域時,控制裝置7係藉由紅外線輻射熱成像的圖像等進行溫度測定,依據溫度測定結果而設定分割的區域。藉此,可進行實際的變形區域所致之修正。
(third modified example)
In the embodiment, an example in which the substrate P is equally divided and the area is set has been described. However, in the third modified example, when setting the divided area, the
(第四變形例)
在第四變形例中,在設定分割的區域時,控制裝置7係利用事先學習來掌握機械因數之熱傳導的習性,預測該習性的影響後設定分割的區域。
(Fourth modified example)
In the fourth modification, when setting the divided regions, the
(第五變形例)
在第五變形例中,在設定分割的區域時,初始以手動輸入詳細分割區域,控制裝置7係計算出膨脹係數或修正率並進行接合。然後,計算出的膨脹係數或修正率(膨脹率)為相同之處時,控制裝置7係將該處群組化而設定於相同區域藉此,可提升生產間隔時間。
(fifth modified example)
In the fifth modified example, when setting the divided areas, the detailed divided areas are manually input initially, and the
(第六變形例)
在第六變形例中,在設定分割的區域時,控制裝置7係依據蓄積的膨脹係數或修正率(膨脹率)等的資料,推測膨脹率而設定分割的區域。
(sixth modified example)
In the sixth modification, when setting the divided regions, the
以上,依據實施形態及實施例,具體說明藉由本發明者所發明之發明,但是,本發明並不是限定於前述實施形態及實施例者,當然可進行各種變更。As mentioned above, the invention invented by the present inventors has been concretely described based on the embodiments and examples. However, the present invention is not limited to the above-mentioned embodiments and examples, and of course various changes can be made.
例如,在實施形態中,已說明拾取部2、轉置部8、中間工作台部3及接合部4為1個的範例,但是,拾取部2、轉置部8、中間工作台部3及接合部4分別作為2組亦可。For example, in the embodiment, the example in which the pick-up
又,在實施形態中,已說明於Y樑43設置1個接合頭41的範例,但是,設置複數接合頭亦可。In addition, in the embodiment, an example in which one
又,在實施形態中已針對覆晶接合機進行說明,但是,也可使用於不翻轉從晶粒供給部拾取的晶粒而進行接合的晶粒接合機。Moreover, although the flip chip bonding machine was demonstrated in embodiment, it can also be used for the die bonding machine which performs bonding without inverting the die picked up from the die supply part.
1:晶粒供給部
2:拾取部
3:中間工作台部
4:接合部
5:搬送部
6:控制裝置
6K:基板供給部
6H:基板搬出部
7:控制裝置
8:轉置部
10:覆晶接合機(晶粒接合裝置)
11:晶圓
12:晶圓保持台
13:上推單元
14:晶圓環
15:延伸環
16:切割膠帶
17:支持環
18:晶圓環供給部
21:拾取翻轉頭
22:吸嘴
31:中間工作台
34:工作台辨識相機
41:接合頭
42:吸嘴
43:Y樑
44:基板辨識相機(攝影裝置)
45:X樑
46:接合台
51:搬送軌道
52:搬送軌道
81:轉置頭
82:吸嘴
83:Y驅動部
AR:區域
AR1:區域
AR2:區域
D:晶粒
EG1:邊緣
EG2:邊緣
EG3:邊緣
EG11:邊緣
EG12:邊緣
EG13:邊緣
HT1:加熱器
HT2:加熱器
P:基板
P0:基板
P1:基板
VT1:真空吸附溝
VT2:真空吸附溝
WC:基板搬送治具
WPM:基板定位爪
WSC:基板保持爪
1: Die supply department
2: pick up department
3: Middle workbench
4: Joint
5:Transportation department
6:
[圖1]揭示實施形態之覆晶接合機的概略的俯視圖。 [圖2]說明於圖1中從箭頭A方向觀察時,拾取翻轉頭、轉置頭及接合頭的動作的圖。 [圖3]揭示圖1所示之晶粒供給部的主要部的概略剖面圖。 [圖4]揭示利用圖所示之的覆晶接合機所實施的接合方法的流程圖。 [圖5]揭示圖1所示之接合台的俯視圖。 [圖6]說明圖1所示之基板搬送治具的圖。 [圖7]說明基板的熱伸縮之問題點的圖。 [圖8]說明實施形態之接合方法的概要的圖。 [圖9]說明實施形態的接合方法所致之效果的一例的圖。 [圖10]說明實施形態之接合方法的流程圖。 [圖11]說明計算基板的中心之方法的俯視圖。 [圖12]說明利用最小平方法計算出近似圓,求出近似圓的中心(Xc、Yc)、半徑(R)之方法的圖。 [圖13]揭示使用於利用最小平方法計算出近似圓,求出近似圓的中心(Xc、Yc)、半徑(R)之方法的計算式的圖。 [圖14]說明區域分割例的圖。 [圖15]說明計算出1個區域之基板的中心之方法的圖。 [圖16]說明第一變形例之邊緣位置的設定的圖。 [ Fig. 1 ] A schematic plan view showing a flip chip bonding machine according to an embodiment. [ Fig. 2] Fig. 1 is a view explaining the operation of a pickup inversion head, a transposition head, and a bonding head when viewed from the direction of arrow A in Fig. 1 . [ Fig. 3] Fig. 3 is a schematic cross-sectional view showing main parts of the crystal grain supply unit shown in Fig. 1 . [ FIG. 4 ] A flow chart showing a bonding method implemented by the flip chip bonding machine shown in the figure. [ Fig. 5 ] A top view showing the bonding table shown in Fig. 1 . [ Fig. 6 ] A diagram illustrating the substrate transfer jig shown in Fig. 1 . [ Fig. 7 ] A diagram illustrating a problem of thermal expansion and contraction of the substrate. [ Fig. 8 ] A diagram illustrating an outline of a joining method according to the embodiment. [ Fig. 9 ] A diagram illustrating an example of effects obtained by the bonding method of the embodiment. [ Fig. 10 ] A flow chart illustrating the bonding method of the embodiment. [ Fig. 11 ] A plan view illustrating a method of calculating the center of a substrate. [ Fig. 12] Fig. 12 is a diagram illustrating a method of calculating an approximate circle by the least square method, and obtaining the center (Xc, Yc) and radius (R) of the approximate circle. [ Fig. 13 ] A diagram showing a calculation formula used to calculate an approximate circle by the least square method, and obtain the center (Xc, Yc) and radius (R) of the approximate circle. [FIG. 14] A diagram illustrating an example of region division. [ Fig. 15] Fig. 15 is a diagram illustrating a method of calculating the center of a substrate in one region. [ Fig. 16] Fig. 16 is a diagram illustrating setting of edge positions in a first modification.
Claims (15)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2021046693A JP7565240B2 (en) | 2021-03-19 | 2021-03-19 | Die bonding apparatus and method for manufacturing semiconductor device |
JP2021-046693 | 2021-03-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202303799A true TW202303799A (en) | 2023-01-16 |
TWI820540B TWI820540B (en) | 2023-11-01 |
Family
ID=83451903
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110147129A TWI820540B (en) | 2021-03-19 | 2021-12-16 | Die bonding device and method of manufacturing semiconductor device |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP7565240B2 (en) |
KR (1) | KR20220131174A (en) |
TW (1) | TWI820540B (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN118070749B (en) * | 2024-04-17 | 2024-07-23 | 淄博芯材集成电路有限责任公司 | Substrate shrinkage method |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010021485A (en) | 2008-07-14 | 2010-01-28 | Renesas Technology Corp | Method of manufacturing semiconductor device |
KR101741769B1 (en) * | 2010-12-06 | 2017-05-30 | 주식회사 탑 엔지니어링 | Apparatus for controlling movement of die bonding head |
KR101613135B1 (en) | 2012-10-29 | 2016-04-18 | 로제 가부시키가이샤 | Device and method for detecting position of semiconductor substrate |
JP5987715B2 (en) | 2013-02-05 | 2016-09-07 | 住友大阪セメント株式会社 | Image processing apparatus, image processing method, and program |
JP6849468B2 (en) | 2017-02-13 | 2021-03-24 | ファスフォードテクノロジ株式会社 | Semiconductor manufacturing equipment and manufacturing method of semiconductor equipment |
JP6781677B2 (en) | 2017-08-01 | 2020-11-04 | 芝浦メカトロニクス株式会社 | Electronic component mounting equipment and mounting method, and package component manufacturing method |
US11456259B2 (en) * | 2019-03-27 | 2022-09-27 | Pyxis Cf Pte. Ltd. | Panel level packaging for devices |
-
2021
- 2021-03-19 JP JP2021046693A patent/JP7565240B2/en active Active
- 2021-12-16 TW TW110147129A patent/TWI820540B/en active
-
2022
- 2022-03-16 KR KR1020220032586A patent/KR20220131174A/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
JP2022145332A (en) | 2022-10-04 |
KR20220131174A (en) | 2022-09-27 |
TWI820540B (en) | 2023-11-01 |
JP7565240B2 (en) | 2024-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11062964B2 (en) | Method for manufacturing semiconductor device, and mounting apparatus | |
TWI442491B (en) | Grain bonding machine and semiconductor manufacturing method | |
JP6692376B2 (en) | Electronic component mounting apparatus and mounting method, and package component manufacturing method | |
TWI741256B (en) | Die bonding device and manufacturing method of semiconductor device | |
TWI820540B (en) | Die bonding device and method of manufacturing semiconductor device | |
WO2010016570A1 (en) | Bonding device, bonding device correction amount calculation method, and bonding method | |
TWI700767B (en) | Method for mounting semiconductors provided with bumps on substrate locations of a substrate | |
JP7436251B2 (en) | Die bonding equipment and semiconductor device manufacturing method | |
TWI640048B (en) | Joining method | |
TWI768337B (en) | Die bonding device and manufacturing method of semiconductor device | |
JP5362404B2 (en) | Manufacturing method of semiconductor integrated circuit device | |
US11705426B2 (en) | Bonding apparatus and bonding method | |
US20220045029A1 (en) | Bonding apparatus and bonding method | |
KR100718973B1 (en) | A inspecting apparatus and a inspecting method for a semi-conductor chip bonder | |
JP7496506B2 (en) | Component crimping device and component crimping method | |
TW202245305A (en) | Bonding device and method of manufacturing solid-state imaging device including a syringe, a bonding head, and a control unit | |
JP2014053517A (en) | Delivering stage, die pick-up apparatus, and die bonding apparatus | |
JP5647312B2 (en) | Manufacturing method of semiconductor integrated circuit device |