TW202238861A - Manufacturing method of package device especially dividing and individualizing the substrate on which device chips are placed - Google Patents

Manufacturing method of package device especially dividing and individualizing the substrate on which device chips are placed Download PDF

Info

Publication number
TW202238861A
TW202238861A TW111109988A TW111109988A TW202238861A TW 202238861 A TW202238861 A TW 202238861A TW 111109988 A TW111109988 A TW 111109988A TW 111109988 A TW111109988 A TW 111109988A TW 202238861 A TW202238861 A TW 202238861A
Authority
TW
Taiwan
Prior art keywords
substrate
wafer
groove
manufacturing
sealing resin
Prior art date
Application number
TW111109988A
Other languages
Chinese (zh)
Inventor
小日向恭祐
Original Assignee
日商迪思科股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商迪思科股份有限公司 filed Critical 日商迪思科股份有限公司
Publication of TW202238861A publication Critical patent/TW202238861A/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52Mounting semiconductor bodies in containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4803Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Dicing (AREA)
  • Auxiliary Devices For And Details Of Packaging Control (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

Provided is a package device manufacturing method capable of suppressing depth variation in a chip mounting region within a substrate surface. The package device manufacturing method includes: a groove forming step 101 for forming, on a substrate having a plurality of intersecting predetermined dividing lines, a groove for accommodating a device in a region sandwiched by adjacent predetermined dividing lines; a device chip arranging step 102 for adhering and arranging the device chip in the groove formed in the groove forming step 101; and a dividing step 104 for dividing and individualizing the substrate on which device chips are placed in grooves along predetermined dividing lines.

Description

封裝元件的製造方法Manufacturing method of packaged components

本發明係關於一種封裝元件的製造方法。The invention relates to a manufacturing method of a packaging component.

隨著半導體晶片的小型化、高積體化,正持續進行元件晶片的封裝技術的開發。其中,將多個半導體晶片載置於晶圓上且以半導體用的密封材(封膜樹脂)密封並在形成重佈層(Redistribution Layer:RDL)後進行單體化之安裝方式,因不需要一般封裝所需之封裝基板,故模組的薄型化及低成本化、配線的短距離化等成為可能,而作為次世代技術備受矚目。Along with miniaturization and high-integration of semiconductor wafers, the development of packaging technology for element wafers continues. Among them, the mounting method of placing multiple semiconductor chips on the wafer and sealing them with a sealing material (sealing resin) for semiconductors, forming a redistribution layer (Redistribution Layer: RDL) and performing singulation, because it does not require The packaging substrate required for general packaging makes it possible to reduce the thickness and cost of the module and shorten the wiring distance, and it is attracting attention as a next-generation technology.

然而,在以封膜樹脂被覆並密封元件晶片時,因封膜樹脂的收縮而基板整體會翹曲,而有後續的膜形成、電極形成或薄化等變得困難的問題。針對此問題,為了減少封膜樹脂的量而抑制翹曲,已提案有在裝配晶片之區域以外的區域配置用於填埋間隙的構件之技術(參照專利文獻1)、在基板設置凹陷並於該凹陷配置晶片之技術(參照專利文獻2)等。 [習知技術文獻] [專利文獻] However, when the element wafer is covered and sealed with a sealing resin, the entire substrate is warped due to the shrinkage of the sealing resin, and subsequent film formation, electrode formation, thinning, etc. become difficult. In response to this problem, in order to reduce the amount of sealing resin and suppress warpage, there have been proposed techniques for disposing members for filling the gap in areas other than the area where the chip is mounted (see Patent Document 1), providing a recess on the substrate and The technique of disposing wafers in such recesses (refer to Patent Document 2) and the like. [Prior art literature] [Patent Document]

[專利文獻1]日本特開2020-92147號公報 [專利文獻2]日本特表2019-512168號公報 [Patent Document 1] Japanese Patent Laid-Open No. 2020-92147 [Patent Document 2] Japanese National Publication No. 2019-512168

[發明所欲解決的課題] 然而,上述的製程中所使用之填埋間隙的構件或基板的凹陷雖一般是使用乾蝕刻所形成,但為了實施蝕刻,除了必須形成遮罩之外,亦需要導入去除設備,因此存在耗費成本的問題。 [Problems to be Solved by the Invention] However, although the gap-filling components or the recesses of the substrate used in the above-mentioned manufacturing process are generally formed by dry etching, in order to perform etching, in addition to forming a mask, it is also necessary to introduce removal equipment, which is costly. The problem.

並且,藉由蝕刻所形成之凹陷的底面中之TTV(Total Thickness Variation,總厚度變異)大,在凹陷的內部裝配多個晶片之情形的晶片的高度偏差令人擔憂。In addition, TTV (Total Thickness Variation) in the bottom surface of the recess formed by etching is large, and there is a concern about the height variation of the chip when a plurality of chips are mounted inside the recess.

再者,有發生依據蝕刻時的加工圖案等而在面內的蝕刻速率會變化之負載效應(loading effect)之情形,且因在中央部與外周部產生深度的差異,而在後續步驟的矽穿孔(Through-Silicon Via:TSV)的形成、重佈層形成中可能會產生不良狀況。In addition, there may be a loading effect (loading effect) in which the etching rate in the plane changes depending on the processing pattern at the time of etching, and the difference in depth between the central part and the peripheral part may occur in the subsequent step. Defects may occur in the formation of through-silicon vias (TSVs) and the formation of redistribution layers.

本發明係有鑑於此問題而完成,其目的係提供一種封裝元件的製造方法,其可抑制在基板面內之晶片安裝區域的深度偏差。The present invention was made in view of this problem, and an object of the present invention is to provide a method of manufacturing a package device that can suppress the depth variation of the chip mounting region within the substrate surface.

[解決課題的技術手段] 為了解決上述課題並達成目的,本發明的封裝元件的製造方法係一種封裝元件的製造方法,其特徵在於,具備:槽形成步驟,其對於具有多條交叉的分割預定線之基板,在被相鄰之分割預定線夾住之區域形成能容納元件晶片之槽;元件晶片配設步驟,其將元件晶片接著並配設在由該槽形成步驟所形成之槽;以及分割步驟,其將已在該槽配設該元件晶片之基板沿著該分割預定線進行分割而單體化。 [Technical means to solve the problem] In order to solve the above-mentioned problems and achieve the object, the method of manufacturing a package element of the present invention is a method of manufacturing a package element, which is characterized in that it includes: a step of forming a groove in which a substrate having a plurality of intersecting dividing lines is formed on the corresponding substrate. The region sandwiched by the adjacent dividing line forms a groove capable of accommodating the element chip; the element chip disposing step, which connects and arranges the element chip in the groove formed by the groove forming step; and the dividing step, which will The substrate on which the element wafer is arranged in the groove is divided along the planned division line and singulated.

並且,在本發明的封裝元件的製造方法中,該分割預定線可包含:第一分割預定線,其在與第一方向平行之方向延伸;以及第二分割預定線,其在與該第一方向交叉之第二方向延伸,並且,該槽形成步驟可使切割刀片一邊旋轉一邊抵接於該基板,並使該切割刀片與該基板在與該第一分割預定線平行之方向相對地移動,藉此在被相鄰之該第一分割預定線夾住之區域形成槽。Also, in the manufacturing method of the package component of the present invention, the planned dividing line may include: a first planned dividing line extending in a direction parallel to the first direction; and a second planned dividing line extending in a direction parallel to the first direction. The second direction intersecting the direction extends, and the groove forming step can make the cutting blade abut against the substrate while rotating, and move the cutting blade and the substrate relatively in a direction parallel to the first planned dividing line, Thereby, grooves are formed in regions sandwiched by the adjacent first planned division lines.

並且,在本發明的封裝元件的製造方法中,該槽形成步驟可使該切割刀片一邊旋轉一邊抵接於該基板,並使該切割刀片與該基板在與該第二分割預定線平行之方向相對地移動,藉此在被相鄰之該第二分割預定線夾住之區域進一步形成槽。In addition, in the manufacturing method of the package element of the present invention, the groove forming step can make the cutting blade abut against the substrate while rotating, and make the cutting blade and the substrate in a direction parallel to the second planned dividing line. Relatively moving, thereby further forming grooves in the region sandwiched by the adjacent second dividing line.

並且,本發明的封裝元件的製造方法可具備:樹脂封膜步驟,其在該元件晶片配設步驟之後,對該基板供給封膜樹脂,並以封膜樹脂被覆該元件晶片。Furthermore, the manufacturing method of the packaged element of the present invention may include a resin sealing step of supplying a sealing resin to the substrate and coating the element wafer with the sealing resin after the element wafer disposing step.

並且,本發明的封裝元件的製造方法可具備:封膜樹脂研削步驟,其在該樹脂封膜步驟之後,將被覆該元件晶片之該封膜樹脂進行研削並薄化。Furthermore, the manufacturing method of the packaged element of the present invention may include: a sealing resin grinding step of grinding and thinning the sealing resin covering the element wafer after the resin sealing step.

並且,本發明的封裝元件的製造方法可具備:層積步驟,其在該封膜樹脂研削步驟之後,將已在該槽接著該元件晶片且已被該封膜樹脂被覆並已將該封膜樹脂薄化之狀態的該基板與其他基板進行層積。Furthermore, the manufacturing method of the packaged element of the present invention may include: a lamination step in which, after the step of grinding the sealing film resin, the element wafer is bonded to the groove and covered with the sealing film resin, and the sealing film This substrate in the state where the resin is thinned is laminated with other substrates.

並且,在本發明的封裝元件的製造方法中,該分割步驟可包含:切割步驟,其藉由使切割刀片與該基板相對地移動,而沿著該分割預定線切割該基板。In addition, in the manufacturing method of the package device of the present invention, the dividing step may include: a cutting step of cutting the substrate along the planned dividing line by moving a cutting blade relative to the substrate.

[發明功效] 本案發明可抑制在基板面內之晶片安裝區域的深度偏差。 [Efficacy of the invention] The present invention can suppress the depth deviation of the chip mounting area within the substrate surface.

一邊參照圖式一邊詳細地說明用於實施本發明的方式(實施方式)。本發明不受以下的實施方式所記載之內容限定。並且,在以下所記載之構成要素中,包含本領域具有通常知識者容易設想者、實質上相同者。再者,以下所記載之構成能適當組合。並且,在不脫離本發明要旨的範圍內可進行構成的各種省略、取代或變更。Modes (embodiments) for implementing the present invention will be described in detail with reference to the drawings. The present invention is not limited by the contents described in the following embodiments. In addition, the constituent elements described below include those that are easily assumed by those skilled in the art and those that are substantially the same. In addition, the structure described below can be combined suitably. In addition, various omissions, substitutions, or changes in configuration can be made without departing from the gist of the present invention.

〔實施方式〕 針對本發明的實施方式之封裝元件1的製造方法,根據圖式進行說明。首先,針對實施方式的封裝元件1的構成進行說明。圖1係示意性地表示實施方式的封裝元件1的構成例之剖面圖。如圖1所示,封裝元件1具備基板2、元件晶片3及封膜樹脂4。 [implementation mode] The manufacturing method of the package element 1 which concerns on embodiment of this invention is demonstrated based on drawing. First, the configuration of the package component 1 of the embodiment will be described. FIG. 1 is a cross-sectional view schematically showing a configuration example of a package device 1 according to the embodiment. As shown in FIG. 1 , a package element 1 includes a substrate 2 , an element wafer 3 , and a sealing resin 4 .

圖1所示之基板2係由例如矽、藍寶石(Al 2O 3)、砷化鎵(GaAs)或碳化矽(SiC)等所構成。基板2包含從正面5凹狀地形成之槽6。 The substrate 2 shown in FIG. 1 is made of, for example, silicon, sapphire (Al 2 O 3 ), gallium arsenide (GaAs), or silicon carbide (SiC). The substrate 2 includes a groove 6 formed concavely from the front surface 5 .

元件晶片3配設在形成於基板2之槽6的內部。元件晶片3例如藉由黏貼或塗布於元件晶片3之接著劑或者塗布於槽6的底面7之接著劑等,而接著於槽6的底面7。元件晶片3具備電極。元件晶片3例如為IC或LSI等積體電路、CCD(Charge Coupled Device,電荷耦合元件)或CMOS(Complementary Metal Oxide Semiconductor,互補性金屬氧化半導體)等影像感測器或者電容器、電阻等被動元件。The element chip 3 is arranged inside the groove 6 formed in the substrate 2 . The element wafer 3 is adhered to the bottom surface 7 of the groove 6 by, for example, pasting or applying an adhesive agent on the element wafer 3 or an adhesive agent applied on the bottom surface 7 of the groove 6 . The element wafer 3 is provided with electrodes. The element chip 3 is, for example, an integrated circuit such as IC or LSI, an image sensor such as a CCD (Charge Coupled Device) or a CMOS (Complementary Metal Oxide Semiconductor), or a passive element such as a capacitor or a resistor.

封膜樹脂4係藉由環氧樹脂、矽氧樹脂、胺基甲酸乙酯樹脂(urethane resin)、不飽和聚酯樹脂、丙烯酸胺基甲酸乙酯樹脂(acrylic urethane resin)或聚醯亞胺樹脂等具有絕緣性之合成樹脂所構成。封膜樹脂4被覆元件晶片3。封膜樹脂4在實施方式中被填充於槽6內的元件晶片3的側面與基板2之間,並覆蓋基板2的正面5及槽6連同元件晶片3的正面8及側面。封膜樹脂4在實施方式中係藉由熱硬化性樹脂所構成。封膜樹脂4係於已加熱軟化之狀態下被供給至基板2,並進行硬化而被覆元件晶片3。Sealing resin 4 is made of epoxy resin, silicone resin, urethane resin, unsaturated polyester resin, acrylic urethane resin or polyimide resin It is composed of insulating synthetic resin. The sealing resin 4 covers the element wafer 3 . In the embodiment, the sealing resin 4 is filled between the side surface of the element chip 3 in the groove 6 and the substrate 2 , and covers the front surface 5 and the groove 6 of the substrate 2 as well as the front surface 8 and the side surface of the element chip 3 . The sealing resin 4 is made of thermosetting resin in the embodiment. The sealing resin 4 is supplied to the board|substrate 2 in the state heated and softened, and it hardens, and covers the element chip 3.

接下來,說明實施方式之封裝元件1的製造方法。圖2係表示實施方式之封裝元件1的製造方法的流程之流程圖。實施方式的封裝元件1的製造方法係如圖2所示,具備:槽形成步驟101、元件晶片配設步驟102、樹脂封膜步驟103及分割步驟104。Next, a method of manufacturing the package device 1 of the embodiment will be described. FIG. 2 is a flow chart showing the flow of the manufacturing method of the package device 1 according to the embodiment. The manufacturing method of the packaged device 1 of the embodiment is as shown in FIG. 2 , and includes: a groove forming step 101 , a device wafer disposing step 102 , a resin sealing step 103 , and a dividing step 104 .

(槽形成步驟101) 圖3係表示圖2所示之槽形成步驟101的加工對象亦即晶圓10的一例之立體圖。如圖3所示,晶圓10係包含基板2之圓板狀的半導體晶圓、光元件晶圓等晶圓。晶圓10在實施方式中的直徑為300mm。晶圓10(基板2)在正面5具有多條交叉之分割預定線20與被相鄰之分割預定線20夾住之多個區域23。 (groove forming step 101) FIG. 3 is a perspective view showing an example of the wafer 10 to be processed in the groove forming step 101 shown in FIG. 2 . As shown in FIG. 3 , the wafer 10 is a wafer such as a disc-shaped semiconductor wafer or an optical element wafer including the substrate 2 . The wafer 10 has a diameter of 300 mm in the embodiment. The wafer 10 (substrate 2 ) has a plurality of intersecting planned dividing lines 20 and a plurality of regions 23 sandwiched by adjacent dividing lines 20 on the front surface 5 .

分割預定線20在實施方式中包含第一分割預定線21與第二分割預定線22。第一分割預定線21為在與第一方向11平行之方向延伸之分割預定線20。第一方向11為晶圓10的水平的正面5內的一方向。The planned dividing line 20 includes the first planned dividing line 21 and the second planned dividing line 22 in the embodiment. The first planned dividing line 21 is the planned dividing line 20 extending in a direction parallel to the first direction 11 . The first direction 11 is a direction within the horizontal front side 5 of the wafer 10 .

第二分割預定線22為在與第二方向12平行之方向延伸之分割預定線20。第二方向12在晶圓10的水平的正面5內為與第一方向11交叉之方向。第二方向12在實施方式中為與第一方向11正交之方向。亦即,分割預定線20在晶圓10的正面5中藉由第一分割預定線21與第二分割預定線22而設定成格子狀。The second planned dividing line 22 is the planned dividing line 20 extending in a direction parallel to the second direction 12 . The second direction 12 is a direction intersecting the first direction 11 within the horizontal front side 5 of the wafer 10 . The second direction 12 is a direction perpendicular to the first direction 11 in the embodiment. That is, the lines to divide 20 are set in a grid pattern by the first lines to divide 21 and the second lines to divide 22 on the front surface 5 of the wafer 10 .

區域23係藉由被設定成格子狀之分割預定線20所劃分。在後述的元件晶片配設步驟102中,在各個區域23配設元件晶片3(參照圖1)。在後述的分割步驟104中,晶圓10係沿著分割預定線20而被分割,將各具有一個元件晶片3的每個區域23進行單體化,而製造成封裝元件1(參照圖1)。經單體化之封裝元件1在實施方式中係一邊為7mm的正方形。此外,封裝元件1在實施方式中雖為正方形,但亦可為長方形。The area 23 is divided by the planned division lines 20 set in a grid pattern. In an element wafer arrangement step 102 described later, the element wafer 3 is arranged in each region 23 (see FIG. 1 ). In the dividing step 104 described later, the wafer 10 is divided along the planned dividing line 20, and each region 23 having one element wafer 3 is singulated to manufacture packaged elements 1 (see FIG. 1 ). . In the embodiment, the singulated package element 1 is a square with a side of 7 mm. In addition, although the package element 1 has a square shape in the embodiment, it may also be a rectangle.

圖4係表示圖2所示之槽形成步驟101的一例之立體圖。圖5係表示圖2所示之槽形成步驟101的一狀態之晶圓10的俯視圖。圖6係表示圖2所示之槽形成步驟101的圖5後的一狀態之晶圓10的俯視圖。槽形成步驟101係在被相鄰之分割預定線20夾住之區域23形成能容納元件晶片3之槽6之步驟。此外,在實施方式中,在晶圓10形成深度100μm且寬度3mm的槽61。槽6包含:槽61,其在與第一方向11平行之方向延伸;以及槽62,其在與第二方向12平行之方向延伸。以下,說明在形成圖5及圖6所示之槽61後,形成圖6所示之槽62者,但亦可僅形成槽61。FIG. 4 is a perspective view showing an example of the groove forming step 101 shown in FIG. 2 . FIG. 5 is a top view of the wafer 10 in a state of the groove forming step 101 shown in FIG. 2 . FIG. 6 is a plan view of the wafer 10 in a state after FIG. 5 of the trench forming step 101 shown in FIG. 2 . The groove forming step 101 is a step of forming the groove 6 capable of accommodating the element wafer 3 in the region 23 sandwiched by the adjacent dividing lines 20 . In addition, in the embodiment, the groove 61 having a depth of 100 μm and a width of 3 mm is formed in the wafer 10 . The groove 6 includes: a groove 61 extending in a direction parallel to the first direction 11 ; and a groove 62 extending in a direction parallel to the second direction 12 . Hereinafter, the groove 62 shown in FIG. 6 is formed after the groove 61 shown in FIGS. 5 and 6 is formed, but only the groove 61 may be formed.

在圖4所示之槽形成步驟101中,藉由由切削裝置30所進行之切削加工,而在晶圓10的正面5形成槽6。在以下的說明中,X軸方向為水平面中之一方向。Y軸方向為在水平面中與X軸方向正交之方向。實施方式的切削裝置30的加工進給方向為X軸方向,分度進給方向為Y軸方向。切削裝置30具備:具有保持面32之卡盤台31、切割單元33、使卡盤台31與切割單元33相對地移動之未圖示的移動單元以及未圖示的攝像單元。In the groove forming step 101 shown in FIG. 4 , grooves 6 are formed on the front surface 5 of the wafer 10 by cutting with the cutting device 30 . In the following description, the X-axis direction is one of the directions in the horizontal plane. The Y-axis direction is a direction perpendicular to the X-axis direction in the horizontal plane. In the cutting device 30 of the embodiment, the machining feeding direction is the X-axis direction, and the indexing feeding direction is the Y-axis direction. The cutting device 30 includes a chuck table 31 having a holding surface 32 , a cutting unit 33 , a moving unit (not shown) for relatively moving the chuck table 31 and the cutting unit 33 , and an imaging unit (not shown).

切削單元33具備:圓板狀的切割刀片34、成為切割刀片34的旋轉軸之主軸35以及裝設於主軸35且固定切割刀片34之安裝凸緣36(參照圖11)。切割刀片34及主軸35具備相對於卡盤台31的保持面32呈平行之旋轉軸,所述保持面32保持切割對象的晶圓10。切割刀片34被裝設於主軸35的前端。The cutting unit 33 includes a disc-shaped cutting blade 34 , a main shaft 35 serving as a rotation axis of the cutting blade 34 , and a mounting flange 36 attached to the main shaft 35 to fix the cutting blade 34 (see FIG. 11 ). The dicing blade 34 and the spindle 35 have rotation axes parallel to the holding surface 32 of the chuck table 31 holding the wafer 10 to be diced. The cutting blade 34 is mounted on the front end of the main shaft 35 .

在圖4所示之槽形成步驟101中,首先,在卡盤台31的保持面32吸引保持晶圓10的背面9側。此外,晶圓10亦可藉由黏貼於環狀框架之黏貼膠膜90(參照圖8等)而從背面9側被支撐,並隔著黏貼膠膜90被保持於卡盤台31的保持面32。In the groove forming step 101 shown in FIG. 4 , first, the rear surface 9 side of the wafer 10 is sucked and held on the holding surface 32 of the chuck table 31 . In addition, the wafer 10 can also be supported from the rear surface 9 side by an adhesive film 90 (see FIG. 8 etc.) attached to the ring frame, and held on the holding surface of the chuck table 31 through the adhesive film 90 32.

在圖4所示之槽形成步驟101中,接下來,進行切割單元33與晶圓10的對位。具體而言,未圖示的移動單元使卡盤台31移動至切割單元33的下方的加工區域,且以未圖示的攝像單元拍攝晶圓10並進行對準。藉此,使晶圓10的第一方向11及與加工進給方向亦即X軸方向平行之方向一致,且將切割刀片34的加工點對位於被相鄰之第一分割預定線21夾住之區域23。In the groove forming step 101 shown in FIG. 4 , next, alignment between the dicing unit 33 and the wafer 10 is performed. Specifically, a not-shown moving unit moves the chuck table 31 to a processing area below the dicing unit 33 , and a not-shown imaging unit photographs and aligns the wafer 10 . Thereby, the first direction 11 of the wafer 10 is aligned with the direction parallel to the processing feed direction, that is, the X-axis direction, and the processing point pair of the dicing blade 34 is sandwiched by the adjacent first planned dividing line 21. area 23.

在圖4所示之槽形成步驟101中,接下來,朝向晶圓10的正面5側開始切割水的供給,使切割刀片34一邊旋轉一邊抵接於晶圓10。接下來,藉由未圖示的移動單元,一邊使卡盤台31與切割單元33的切割刀片34沿著被相鄰之第一分割預定線21夾住之區域23相對地移動,一邊切入晶圓10直至形成預定切入量(在實施方式中為深度100μm)的槽61為止。藉此,如圖5所示,在被第一分割預定線21夾住之區域23形成在與第一方向11平行之方向延伸之槽61。In the groove forming step 101 shown in FIG. 4 , next, the supply of dicing water is started toward the front surface 5 side of the wafer 10 , and the dicing blade 34 is brought into contact with the wafer 10 while rotating. Next, by means of a moving unit not shown, the chuck table 31 and the cutting blade 34 of the cutting unit 33 are relatively moved along the region 23 sandwiched by the adjacent first planned dividing line 21, while cutting into the crystal. The circle 10 is formed until the groove 61 is formed with a predetermined amount of incision (in the embodiment, a depth of 100 μm). Thereby, as shown in FIG. 5 , the groove 61 extending in a direction parallel to the first direction 11 is formed in the region 23 sandwiched by the first planned division lines 21 .

在槽形成步驟101中,接下來,使晶圓10的第二方向12及與加工進給方向亦即X軸方向平行之方向一致,且將切割刀片34的加工點對位於被相鄰之第二分割預定線22夾住之區域23。接下來,朝向晶圓10的正面5側開始切割水的供給,使切割刀片34一邊旋轉一邊抵接於晶圓10。接下來,藉由未圖示的移動單元,一邊使卡盤台31與切割單元33的切割刀片34沿著被相鄰之第二分割預定線22夾住之區域23相對地移動,一邊切入晶圓10直至形成預定切入量(在實施方式中為深度100μm)的槽62為止。藉此,如圖6所示,在被第二分割預定線22夾住之區域23形成在與第二方向12平行之方向延伸之槽62。In the groove forming step 101, next, the second direction 12 of the wafer 10 is aligned with the direction parallel to the processing feed direction, that is, the X-axis direction, and the processing point pair of the dicing blade 34 is positioned at the adjacent second direction. The area 23 sandwiched by the two planned dividing lines 22. Next, the supply of dicing water is started toward the front surface 5 side of the wafer 10 , and the dicing blade 34 is brought into contact with the wafer 10 while being rotated. Next, by means of a moving unit not shown, the chuck table 31 and the dicing blade 34 of the dicing unit 33 are relatively moved along the region 23 sandwiched by the adjacent second planned dividing lines 22, while cutting into the crystal. The circle 10 is formed until the groove 62 with a predetermined incision amount (100 μm in depth in the embodiment) is formed. Thereby, as shown in FIG. 6 , the groove 62 extending in the direction parallel to the second direction 12 is formed in the region 23 sandwiched by the second planned division lines 22 .

在圖4所示之槽形成步驟101中藉由切割裝置30而形成槽6之情形,可藉由寬度比槽6的寬度更細的切割刀片34切入多條路徑,亦可利用寬度與槽6的寬度一樣寬的切割刀片34切入一條路徑。In the case of forming the groove 6 by the cutting device 30 in the groove forming step 101 shown in FIG. Cutting a path as wide as the width of the cutting blade 34.

槽形成步驟101亦可藉由由雷射加工裝置40所進行之燒蝕加工而在晶圓10的正面5形成槽6。圖7係表示圖2所示之槽形成步驟101的另一例之立體圖。實施方式的雷射加工裝置40的加工進給方向為X軸方向,分度進給方向為Y軸方向。雷射加工裝置40具備:具有保持面42之卡盤台41、雷射光束照射單元43、使卡盤台41與雷射光束照射單元43相對地移動之未圖示的移動單元以及攝像單元44。The groove forming step 101 may also form grooves 6 on the front surface 5 of the wafer 10 by ablation processing performed by the laser processing device 40 . FIG. 7 is a perspective view showing another example of the groove forming step 101 shown in FIG. 2 . In the laser processing device 40 of the embodiment, the processing feeding direction is the X-axis direction, and the indexing feeding direction is the Y-axis direction. The laser processing device 40 includes: a chuck table 41 having a holding surface 42 , a laser beam irradiation unit 43 , a movement unit (not shown) that moves the chuck table 41 relative to the laser beam irradiation unit 43 , and an imaging unit 44 .

在圖7所示之槽形成步驟101中,首先,在卡盤台41的保持面42吸引保持晶圓10的背面9側。接下來,進行雷射光束照射單元43與晶圓10的對位。具體而言,未圖示的移動單元使卡盤台41移動至加工位置,且以未圖示的攝像單元拍攝晶圓10並進行對準。藉此,使晶圓10的第一方向11及與加工進給方向亦即X軸方向平行之方向一致,且將雷射光束照射單元43的照射部對位於被相鄰之第一分割預定線21夾住之區域23。In the groove forming step 101 shown in FIG. 7 , first, the rear surface 9 side of the wafer 10 is sucked and held on the holding surface 42 of the chuck table 41 . Next, alignment between the laser beam irradiation unit 43 and the wafer 10 is performed. Specifically, a not-shown moving unit moves the chuck table 41 to a processing position, and a not-shown imaging unit images the wafer 10 for alignment. Thereby, the first direction 11 of the wafer 10 is aligned with the direction parallel to the processing feed direction, that is, the X-axis direction, and the irradiation part of the laser beam irradiation unit 43 is aligned with the adjacent first planned dividing line. 21 clamped area 23.

在圖7所示之槽形成步驟101中,接下來,藉由未圖示的移動單元,一邊使卡盤台41相對於雷射光束照射單元43相對地移動,一邊將聚光點定位於晶圓10的正面5或正面5附近並照射雷射光束45。雷射光束45係對於基板2具有吸收性之波長的雷射光束。在槽形成步驟101中,藉由沿著被相鄰之第一分割預定線21夾住之區域23照射已將聚光點定位於晶圓10的正面5或正面5附近之雷射光束45,而在被第一分割預定線21夾住之區域23形成在與第一方向11平行之方向延伸之槽61。In the groove forming step 101 shown in FIG. 7 , next, by moving the chuck table 41 relatively to the laser beam irradiation unit 43 by a moving unit not shown, the focused point is positioned on the wafer. The front side 5 of the circle 10 or the vicinity of the front side 5 is irradiated with a laser beam 45 . The laser beam 45 is a laser beam having an absorbing wavelength to the substrate 2 . In the groove forming step 101, by irradiating the laser beam 45 whose focal point has been positioned at or near the front surface 5 of the wafer 10 along the region 23 sandwiched by the adjacent first planned division lines 21, On the other hand, a groove 61 extending in a direction parallel to the first direction 11 is formed in the region 23 sandwiched by the first planned division lines 21 .

即使在圖7所示之槽形成步驟101中,亦可在形成槽61後,形成在與第二方向12平行之方向延伸之槽62。亦即,使晶圓10的第二方向12及與加工進給方向亦即X軸方向平行之方向一致,且將雷射光束照射單元43的照射部對位於被相鄰之第二分割預定線22夾住之區域23。藉由未圖示的移動單元,一邊使卡盤台41相對於雷射光束照射單元43相對地移動,一邊將聚光點定位在晶圓10的正面5或正面5附近並照射雷射光束45。在圖7所示之槽形成步驟101中,藉由沿著被相鄰之第二分割預定線22夾住之區域23照射已將聚光點定位在晶圓10的正面5或正面5附近之雷射光束45,而在被第二分割預定線22夾住之區域23形成在與第二方向12平行之方向延伸之槽62。Even in the groove forming step 101 shown in FIG. 7 , the groove 62 extending in a direction parallel to the second direction 12 may be formed after the groove 61 is formed. That is, the second direction 12 of the wafer 10 is aligned with the direction parallel to the processing feed direction, that is, the X-axis direction, and the irradiation part of the laser beam irradiation unit 43 is aligned with the adjacent second planned dividing line. The area 23 clamped by 22. The chuck table 41 is relatively moved relative to the laser beam irradiation unit 43 by a moving unit not shown, and the laser beam 45 is irradiated while positioning the spot on or near the front side 5 of the wafer 10. . In groove forming step 101 shown in FIG. The laser beam 45 forms a groove 62 extending in a direction parallel to the second direction 12 in the region 23 sandwiched by the second planned division lines 22 .

(元件晶片配設步驟102) 圖8係以局部剖面表示圖2所示之元件晶片配設步驟102的一狀態之晶圓10的主要部分的側視圖。元件晶片配設步驟102係將元件晶片3接著並配設於由槽形成步驟101所形成之槽6。在元件晶片配設步驟102中,例如,首先,於元件晶片3的背面塗布接著劑。接下來,將元件晶片3之已塗布接著劑的背面側對齊槽6的底面7並接著。 (Element chip allocation step 102) FIG. 8 is a side view of the main part of the wafer 10 showing a state of the device chip placement step 102 shown in FIG. 2 in a partial cross section. The element chip arrangement step 102 is to attach and arrange the element chip 3 in the groove 6 formed in the groove forming step 101 . In the element wafer arrangement step 102 , for example, firstly, an adhesive is coated on the back surface of the element wafer 3 . Next, the back side of the element wafer 3 on which the adhesive has been applied is aligned with the bottom surface 7 of the groove 6 and bonded.

在元件晶片配設步驟102中,亦可於元件晶片3的背面黏貼接著片以取代塗布接著劑。並且,在元件晶片配設步驟102中,例如亦可將接著劑塗布於槽6的底面7而非塗布於元件晶片3的背面。In the device chip arrangement step 102 , an adhesive sheet may also be pasted on the back surface of the device chip 3 instead of coating an adhesive. In addition, in the element wafer arrangement step 102 , for example, the adhesive may be applied to the bottom surface 7 of the groove 6 instead of the back surface of the element wafer 3 .

(樹脂封膜步驟103) 圖9係以局部剖面表示圖2所示之樹脂封膜步驟103的一狀態之側視圖。圖10係以局部剖面表示圖2所示之樹脂封膜步驟103的圖9後的一狀態之晶圓10的主要部分的側視圖。樹脂封膜步驟103係在元件晶片配設步驟102後,對晶圓10(基板2)供給封膜樹脂4並以封膜樹脂4被覆元件晶片3之步驟。 (resin sealing film step 103) FIG. 9 is a side view showing a state of the resin sealing step 103 shown in FIG. 2 in a partial section. FIG. 10 is a partial cross-sectional side view of the main part of the wafer 10 in a state after FIG. 9 of the resin sealing step 103 shown in FIG. 2 . The resin sealing step 103 is a step of supplying the sealing resin 4 to the wafer 10 (substrate 2 ) and covering the element chip 3 with the sealing resin 4 after the element chip disposing step 102 .

在圖9及圖10所示之樹脂封膜步驟103中,藉由壓縮成形機50,而以封膜樹脂4被覆元件晶片3。壓縮成形機50具備:上模51,其具有保持面52;以及下模53,其具有與保持面52對向之凹腔54。In the resin sealing step 103 shown in FIGS. 9 and 10 , the element wafer 3 is covered with the sealing resin 4 by the compression molding machine 50 . The compression molding machine 50 includes an upper mold 51 having a holding surface 52 , and a lower mold 53 having a cavity 54 facing the holding surface 52 .

如圖9所示,在樹脂封膜步驟103中,首先,將晶圓10的背面9側固定於上模51的保持面52。晶圓10在實施方式中係隔著支撐晶圓10之黏貼膠膜90而被固定於上模51的保持面52。接下來,將預定量的液狀的封膜樹脂4填充於下模53的凹腔54。接下來,使上模51往下模53的方向移動,將晶圓10的正面5側往凹腔54內的封膜樹脂4推抵。As shown in FIG. 9 , in the resin sealing step 103 , first, the back surface 9 side of the wafer 10 is fixed to the holding surface 52 of the upper mold 51 . In the embodiment, the wafer 10 is fixed on the holding surface 52 of the upper mold 51 through the adhesive film 90 supporting the wafer 10 . Next, a predetermined amount of liquid sealing resin 4 is filled into the cavity 54 of the lower mold 53 . Next, the upper mold 51 is moved toward the lower mold 53 to push the front side 5 of the wafer 10 against the sealing resin 4 in the cavity 54 .

如圖10所示,藉由將晶圓10的正面5側往凹腔54內的封膜樹脂4推抵,而液狀的封膜樹脂4會從晶圓10的正面5進入容納有元件晶片3之槽6與元件晶片3之間,填充元件晶片3的側面側的空間。再者,液狀的封膜樹脂4係藉由來自上模51所施加之壓力,而在凹腔54與晶圓10的正面5之間被壓縮並硬化,被固定成被覆元件晶片3之狀態。As shown in FIG. 10 , by pushing the front side 5 of the wafer 10 against the sealing resin 4 in the cavity 54 , the liquid sealing resin 4 enters the component chip from the front side 5 of the wafer 10 Between the groove 6 of 3 and the element wafer 3, the space on the side surface of the element wafer 3 is filled. Furthermore, the liquid sealing resin 4 is compressed and hardened between the cavity 54 and the front surface 5 of the wafer 10 by the pressure applied from the upper mold 51, and is fixed in a state of covering the element wafer 3 .

(分割步驟104) 圖11係以局部剖面表示圖2所示之分割步驟104的一狀態之晶圓的主要部分的側視圖。分割步驟104係將已在槽6配設元件晶片3之晶圓10(基板2)沿著分割預定線20進行分割而單體化之步驟。 (Split step 104) FIG. 11 is a side view of the main part of the wafer showing a state of the dividing step 104 shown in FIG. 2 in partial cross section. The dividing step 104 is a step of dividing and singulating the wafer 10 (substrate 2 ) on which the element chips 3 are placed in the grooves 6 along the planned dividing lines 20 .

在圖11所示之分割步驟104中,藉由由切割裝置30所進行之切割加工而分割晶圓10。亦即,分割步驟104包含切割步驟,所述切割步驟係藉由使切割刀片34與基板2相對地移動而沿著分割預定線20切割晶圓10。切割裝置30亦可為與在圖4所示之槽形成步驟101所使用之裝置相同或同樣式的裝置。在分割步驟104中,使用寬度比槽6更細的切割刀片34。In the dividing step 104 shown in FIG. 11 , the wafer 10 is divided by the dicing process performed by the dicing device 30 . That is, the dividing step 104 includes a dicing step of dicing the wafer 10 along the dividing line 20 by moving the dicing blade 34 relative to the substrate 2 . The cutting device 30 may also be the same or of the same type as the device used in the groove forming step 101 shown in FIG. 4 . In the dividing step 104, a cutting blade 34 having a narrower width than the groove 6 is used.

在分割步驟104中,首先,在卡盤台31的保持面32吸引保持晶圓10的背面9側。此外,晶圓10較佳為藉由黏貼於環狀框架之黏貼膠膜90而從背面9側被支撐,並隔著黏貼膠膜90被保持於卡盤台31的保持面32。In the dividing step 104 , first, the rear surface 9 side of the wafer 10 is sucked and held on the holding surface 32 of the chuck table 31 . In addition, the wafer 10 is preferably supported from the rear surface 9 side by an adhesive film 90 attached to the ring frame, and is held on the holding surface 32 of the chuck table 31 through the adhesive film 90 .

在分割步驟104中,接下來,進行切削單元33與晶圓10的對位。具體而言,未圖示的移動單元使卡盤台31移動至切割單元33的下方的加工區域,且以未圖示的攝像單元拍攝晶圓10並進行對準,藉此將切割刀片34的加工點對位於晶圓10的分割預定線20。In the dividing step 104 , next, alignment between the cutting unit 33 and the wafer 10 is performed. Specifically, the moving unit not shown moves the chuck table 31 to the processing area below the dicing unit 33, and the wafer 10 is photographed and aligned by an imaging unit not shown, whereby the dicing blade 34 The pair of processing points is located on the planned dividing line 20 of the wafer 10 .

在分割步驟104中,接下來,朝向晶圓10(基板2)的正面5側開始切割水的供給,使切割刀片34一邊旋轉一邊抵接於晶圓10。接下來,藉由未圖示的移動單元,一邊使卡盤台31與切割單元33的切割刀片34沿著分割預定線20相對地移動,一邊切入直至到達晶圓10的背面9側為止,而將晶圓10沿著分割預定線20進行分割。In the dividing step 104 , next, the supply of dicing water is started toward the front surface 5 side of the wafer 10 (substrate 2 ), and the dicing blade 34 is brought into contact with the wafer 10 while being rotated. Next, the chuck table 31 and the dicing blade 34 of the dicing unit 33 are moved relative to each other along the planned dividing line 20 by a moving unit not shown until they reach the rear surface 9 side of the wafer 10, and Wafer 10 is divided along planned dividing lines 20 .

藉由沿著所有的分割預定線20分割晶圓10(基板2),而晶圓10被單體化成各個元件晶片3,並被製造成封裝元件1。晶圓10被分割成封裝元件1後,例如在拾取步驟中,利用習知的拾取器(picker),從黏貼膠膜90拾取封裝元件1。By dividing the wafer 10 (substrate 2 ) along all the planned dividing lines 20 , the wafer 10 is singulated into individual element chips 3 , and packaged elements 1 are manufactured. After the wafer 10 is divided into packaged components 1 , for example, in a picking step, a known picker is used to pick up the packaged components 1 from the adhesive film 90 .

如以上說明,在實施方式的封裝元件1的製造方法中,將元件晶片3安裝在形成於晶圓10(基板2)之槽6。作為形成槽6之方法,藉由實施由切割裝置30所進行之切割、由雷射加工裝置40所進行之燒蝕等,而相較於蝕刻可改善TTV,再者,可減少在基板2面內之元件晶片3安裝區域的深度偏差。並且,因不需形成蝕刻用的遮罩故可減少製程,藉此可縮短加工時間,能減少成本、工時等。As described above, in the manufacturing method of the packaged element 1 according to the embodiment, the element chip 3 is mounted in the groove 6 formed in the wafer 10 (substrate 2 ). As a method of forming the groove 6, by implementing cutting by the cutting device 30, ablation by the laser processing device 40, etc., the TTV can be improved compared to etching, and furthermore, the number of holes on the substrate 2 surface can be reduced. The depth deviation of the mounting area of the component chip 3 within. In addition, since there is no need to form an etching mask, the manufacturing process can be reduced, thereby shortening the processing time, reducing costs, man-hours, and the like.

在上述的實施方式中,在由圖4所示之切割裝置30所進行之槽形成步驟101中,例如,若以30mm/sec加工44條線,則所需時間為10min左右。相對於此,在以蝕刻形成深度100μm的槽6之情形,例如,蝕刻速率為7μm/min,所需時間為15min左右。在蝕刻中,去除區域愈廣愈深,則加工時間越增加,但在由切割所進行之槽加工中,即使深度變動,加工時間亦不會改變。因此,相較於蝕刻,實施方式的槽形成步驟101可進一步縮短加工時間。In the above-mentioned embodiment, in the groove forming step 101 performed by the cutting device 30 shown in FIG. 4 , for example, if 44 lines are processed at 30 mm/sec, the required time is about 10 minutes. On the other hand, in the case of forming the groove 6 with a depth of 100 μm by etching, for example, the etching rate is 7 μm/min, and the required time is about 15 minutes. In etching, the wider and deeper the removal area is, the longer the processing time will be. However, in the groove processing by dicing, the processing time will not change even if the depth changes. Therefore, compared with etching, the groove forming step 101 of the embodiment can further shorten the processing time.

此外,本發明並未受限於上述實施方式。亦即,在不脫離本發明要旨的範圍內可進行各種變形並實施。In addition, the present invention is not limited to the above-described embodiments. That is, various modifications and implementations are possible without departing from the gist of the present invention.

例如,在槽形成步驟101中,在藉由雷射光束45而形成槽6之情形,雷射加工裝置40亦可具備以多面鏡掃描雷射光束45之光學系統。藉此,可使在槽6的底面7中之TTV提升。For example, in the groove forming step 101 , when the groove 6 is formed by the laser beam 45 , the laser processing device 40 may include an optical system that scans the laser beam 45 with a polygon mirror. As a result, the TTV in the bottom 7 of the groove 6 can be raised.

並且,在槽形成步驟101中,在實施方式中雖係在被相鄰之分割預定線20夾住之區域23形成1條槽6,但在本揭示中,亦可在被相鄰之分割預定線20夾住之區域23形成多條槽6。此情形,在分割步驟104中被分割並單體化後的封裝元件1係分別具有多條槽6。此情形,例如,期望在各槽6配設至少一個元件晶片3。In addition, in the groove forming step 101, one groove 6 is formed in the region 23 sandwiched by the adjacent planned division lines 20 in the embodiment, but in the present disclosure, it may be formed in the region 23 sandwiched by the adjacent planned division lines 20. The area 23 clamped by the wire 20 forms a plurality of grooves 6 . In this case, the package elements 1 divided and singulated in the dividing step 104 each have a plurality of grooves 6 . In this case, for example, it is desirable to arrange at least one element wafer 3 in each groove 6 .

並且,元件晶片配設步驟102雖在圖8所示之實施方式中係將晶圓10(基板2)的正面5側作為上表面而將元件晶片3從上方接著於槽6內,但在本發明中亦可以從上被覆晶圓10的方式對元件晶片3進行接著。In addition, in the element chip arrangement step 102, in the embodiment shown in FIG. In the present invention, the element wafer 3 can also be bonded by covering the wafer 10 from above.

並且,在樹脂封膜步驟103中,在實施方式中雖係將預定量的液狀的封膜樹脂4填充於下模53的凹腔54,且使上模51往下模53的方向移動,並將晶圓10的正面5側往凹腔54內的封膜樹脂4推抵,但本發明並不受限於此。例如,亦可將預定量的顆粒狀的封膜樹脂4置入下模53的凹腔54,在使凹腔54內的封膜樹脂4熔融後,使上模51往下模53的方向移動,並將晶圓10的正面5側往凹腔54內的封膜樹脂4推抵。並且,並不受限於如上述般的所謂的面朝下(face-down)的方式,亦可藉由在已將晶圓10載置於平坦的下模上之狀態下,將封膜樹脂4供給至晶圓10的正面5上,並使具有與晶圓10的正面5對向之凹腔之上模從上方移動且往下模側推抵,亦即藉由所謂的面朝上的方式,而壓縮封膜樹脂4並使其硬化。In addition, in the resin sealing step 103, in the embodiment, a predetermined amount of liquid sealing resin 4 is filled into the cavity 54 of the lower mold 53, and the upper mold 51 is moved toward the lower mold 53, and push the front side 5 of the wafer 10 against the sealing resin 4 in the cavity 54 , but the present invention is not limited thereto. For example, a predetermined amount of granular sealing resin 4 can also be placed into the cavity 54 of the lower mold 53, and after the sealing resin 4 in the cavity 54 is melted, the upper mold 51 is moved toward the direction of the lower mold 53 , and push the front side 5 of the wafer 10 against the sealing resin 4 in the cavity 54 . In addition, it is not limited to the so-called face-down method as described above, and it is also possible to place the sealing film resin on the state where the wafer 10 has been placed on the flat lower mold. 4 is supplied to the front side 5 of the wafer 10, and the upper mold with the cavity facing the front side 5 of the wafer 10 is moved from above and pushed against the lower mold side, that is, by the so-called face-up In this way, the sealing resin 4 is compressed and hardened.

並且,分割步驟104雖在圖11所示之實施方式中係藉由由切割刀片34所進行之完全切斷而分割基板2,但在本發明中,亦可藉由在半切斷後研削晶圓10的背面9而分割基板2。並且,亦可藉由對於晶圓10具有穿透性之雷射光束而形成成為分割起點之改質層,以取代利用由切割刀片34所進行之半切斷而形成切口。In addition, in the dividing step 104, in the embodiment shown in FIG. 11, the substrate 2 is divided by complete cutting by the dicing blade 34, but in the present invention, the wafer 10 may be ground after the half cutting. The back surface 9 of the substrate 2 is divided. In addition, instead of forming an incision by half cutting by the dicing blade 34 , a modified layer serving as a starting point for division may be formed by a laser beam penetrating the wafer 10 .

亦即,分割步驟104亦可包含將晶圓10(基板2)的背面9側進行研削並薄化之研削步驟。並且,亦可包含在實施分割步驟104前將晶圓10(基板2)的背面9側進行研削並薄化之研削步驟。研削步驟可在實施槽形成步驟101前或後實施。That is, the dividing step 104 may include a grinding step of grinding and thinning the back surface 9 side of the wafer 10 (substrate 2 ). In addition, a grinding step of grinding and thinning the back surface 9 side of the wafer 10 (substrate 2 ) may be included before the dividing step 104 is performed. The grinding step may be performed before or after the groove forming step 101 is performed.

〔變形例〕 接下來,說明變形例之封裝元件1的製造方法。圖12係表示變形例之封裝元件的製造方法的流程之流程圖。變形例的封裝元件1的製造方法係如圖12所示,具備:槽形成步驟201、元件晶片配設步驟202、樹脂封膜步驟203、封膜樹脂研削步驟204、層積步驟205及分割步驟206。此外,變形例的槽形成步驟201、元件晶片配設步驟202、樹脂封膜步驟203及分割步驟206因與實施方式的槽形成步驟101、元件晶片配設步驟102、樹脂封膜步驟103及分割步驟104同樣,故省略說明。 〔Modification〕 Next, a method of manufacturing package element 1 according to a modified example will be described. FIG. 12 is a flow chart showing the flow of a method of manufacturing a packaged device according to a modified example. As shown in FIG. 12 , the manufacturing method of the packaged element 1 according to the modified example includes: a groove forming step 201, a device chip arrangement step 202, a resin sealing step 203, a sealing resin grinding step 204, a lamination step 205, and a division step. 206. In addition, the groove forming step 201, the element chip arrangement step 202, the resin sealing step 203, and the dividing step 206 of the modified example are different from the groove forming step 101, the element chip arrangement step 102, the resin sealing step 103, and the dividing step of the embodiment. Step 104 is the same, so the description is omitted.

(封膜樹脂研削步驟204) 圖13係表示圖12所示之封膜樹脂研削步驟204的一例之側視圖。封膜樹脂研削步驟204係在樹脂封膜步驟203後將被覆元件晶片3之封膜樹脂4進行研削並薄化之步驟。 (Sealing resin grinding step 204) FIG. 13 is a side view showing an example of the sealing film resin grinding step 204 shown in FIG. 12 . The sealing resin grinding step 204 is a step of grinding and thinning the sealing resin 4 covering the device wafer 3 after the resin sealing step 203 .

在圖13所示之封膜樹脂研削步驟204中,藉由由研削裝置70所進行之研削加工,而將被覆晶圓10(基板2)的正面5之封膜樹脂4進行研削。研削裝置70具備:卡盤台71,其具有保持面72;以及研削單元73。研削單元73具備:主軸74,其為旋轉軸構件;輪基台75,其安裝於主軸74的下端;以及研削砥石76,其安裝於輪基台75的下表面。輪基台75係以與卡盤台71的軸心平行之旋轉軸進行旋轉。In the sealing resin grinding step 204 shown in FIG. 13 , the sealing resin 4 covering the front surface 5 of the wafer 10 (substrate 2 ) is ground by the grinding process performed by the grinding device 70 . The grinding device 70 includes: a chuck table 71 having a holding surface 72 ; and a grinding unit 73 . The grinding unit 73 includes a main shaft 74 which is a rotating shaft member, a wheel base 75 attached to the lower end of the main shaft 74 , and a grinding whetstone 76 attached to the lower surface of the wheel base 75 . The wheel base 75 rotates on a rotation axis parallel to the axis of the chuck table 71 .

在封膜樹脂研削步驟204中,首先,在卡盤台71的保持面72吸引保持晶圓10的背面9側。接下來,在使卡盤台71繞著軸心旋轉之狀態下,使輪基台75繞著軸心旋轉。藉由將研削水供給至加工位置,且將裝設於輪基台75的下表面之研削砥石76以預定的進給速度接近卡盤台71,而以研削砥石76將被覆晶圓10的正面5之封膜樹脂4從正面側進行研削。藉此,將封膜樹脂4薄化。In the sealing resin grinding step 204 , first, the rear surface 9 side of the wafer 10 is sucked and held on the holding surface 72 of the chuck table 71 . Next, the wheel base 75 is rotated around the axis while the chuck table 71 is rotated around the axis. By supplying grinding water to the processing position and bringing the grinding whetstone 76 mounted on the lower surface of the wheel base 75 close to the chuck table 71 at a predetermined feed speed, the front surface of the wafer 10 is coated with the grinding whetstone 76 The sealing resin 4 of 5 is ground from the front side. Thereby, the sealing resin 4 is thinned.

此外,亦可在封膜樹脂研削步驟204之後且後述的層積步驟205之前,將晶圓10(基板2)的背面9側進行研削而將基板2薄化。此情形,於已在卡盤台71的保持面72吸引保持已研削之封膜樹脂4的正面側之狀態下,將晶圓10的背面9側進行研削。In addition, the substrate 2 may be thinned by grinding the back surface 9 side of the wafer 10 (substrate 2 ) after the sealing resin grinding step 204 and before the later-described lamination step 205 . In this case, the back side 9 side of the wafer 10 is ground while the front side of the ground sealing resin 4 is sucked and held on the holding surface 72 of the chuck table 71 .

(層積步驟205) 層積步驟205係以下步驟:在封膜樹脂研削步驟204之後,將已在槽6接著元件晶片3且已被封膜樹脂4被覆並已將封膜樹脂4薄化之狀態的基板2亦即前述之晶圓10與其他基板進行層積。在本發明中,作為其他基板,可將與晶圓10同樣地構成之其他晶圓層積在晶圓10,亦可層積載體晶圓等。在晶圓10層積(貼附)其他基板亦即載體晶圓之情形,較佳為在層積(貼附)後,以習知的方法於晶圓10及載體晶圓形成矽穿孔、重佈層等。 (Lamination step 205) The lamination step 205 is the following step: After the sealing resin grinding step 204, the substrate 2 that has been attached to the element wafer 3 in the groove 6 and has been covered with the sealing resin 4 and has been thinned, that is, The aforementioned wafer 10 is laminated with other substrates. In the present invention, other wafers having the same configuration as wafer 10 may be laminated on wafer 10 as another substrate, or a carrier wafer or the like may be laminated. When the wafer 10 is laminated (attached) to other substrates, that is, the carrier wafer, it is preferable to form through-silicon holes (TSVs) on the wafer 10 and the carrier wafer in a known method after the lamination (attached). cloth layer etc.

如此,本發明的封裝元件的製造方法也能應用於層積基板及元件晶片之封裝元件。Thus, the manufacturing method of the packaged element of this invention can also be applied to the packaged element of a laminated board|substrate and an element chip.

1:封裝元件 2:基板 3:元件晶片 4:封膜樹脂 6,61,62:槽 10:晶圓 11:第一方向 12:第二方向 20:分割預定線 21:第一分割預定線 22:第二分割預定線 23:區域 34:切割刀片 101,201:槽形成步驟 102,202:元件晶片配設步驟 103,203:樹脂封膜步驟 104,206:分割步驟 204:封膜樹脂研削步驟 205:層積步驟 1: Packaging components 2: Substrate 3: Component wafer 4: Sealing resin 6,61,62: Slots 10:Wafer 11: First Direction 12: Second direction 20:Split scheduled line 21: The first dividing line 22: The second division line 23: area 34: Cutting blade 101, 201: groove forming step 102, 202: Component chip configuration steps 103,203: resin sealing step 104, 206: Segmentation steps 204: Sealing resin grinding step 205:Lamination step

圖1係示意性地表示實施方式的封裝元件的構成例之剖面圖。 圖2係表示實施方式之封裝元件的製造方法的流程之流程圖。 圖3係表示圖2所示之槽形成步驟的加工對象亦即晶圓的一例之立體圖。 圖4係表示圖2所示之槽形成步驟的一例之立體圖。 圖5係表示圖2所示之槽形成步驟的一狀態之晶圓的俯視圖。 圖6係表示圖2所示之槽形成步驟的圖5後的一狀態之晶圓的俯視圖。 圖7係表示圖2所示之槽形成步驟的另一例之立體圖。 圖8係以局部剖面表示圖2所示之元件晶片配設步驟的一狀態之晶圓的主要部分的側視圖。 圖9係以局部剖面表示圖2所示之樹脂封膜步驟的一狀態之側視圖。 圖10係以局部剖面表示圖2所示之樹脂封膜步驟的圖9後的一狀態之晶圓的主要部分的側視圖。 圖11係以局部剖面表示圖2所示之分割步驟的一狀態之晶圓的主要部分的側視圖。 圖12係表示變形例之封裝元件的製造方法的流程之流程圖。 圖13係表示圖12所示之封膜樹脂研削步驟的一例之側視圖。 FIG. 1 is a cross-sectional view schematically showing a configuration example of a package device according to an embodiment. FIG. 2 is a flow chart showing the flow of the manufacturing method of the packaged device of the embodiment. FIG. 3 is a perspective view showing an example of a wafer to be processed in the groove forming step shown in FIG. 2 . Fig. 4 is a perspective view showing an example of the groove forming step shown in Fig. 2 . FIG. 5 is a top view of the wafer showing one state of the groove forming step shown in FIG. 2 . FIG. 6 is a plan view of the wafer in a state after FIG. 5 showing the groove forming step shown in FIG. 2 . Fig. 7 is a perspective view showing another example of the groove forming step shown in Fig. 2 . FIG. 8 is a side view of a main part of a wafer showing a state of the device chip placement step shown in FIG. 2 in a partial cross section. Fig. 9 is a side view showing a state of the resin sealing step shown in Fig. 2 in a partial section. FIG. 10 is a partial cross-sectional side view of the main part of the wafer in a state after FIG. 9 showing the resin sealing step shown in FIG. 2 . FIG. 11 is a side view of a main part of the wafer showing a state of the dividing step shown in FIG. 2 in partial cross section. FIG. 12 is a flow chart showing the flow of a method of manufacturing a packaged device according to a modified example. Fig. 13 is a side view showing an example of the sealing resin grinding step shown in Fig. 12 .

101:槽形成步驟 101: Groove forming step

102:元件晶片配設步驟 102: Component Chip Configuration Steps

103:樹脂封膜步驟 103: Resin film sealing step

104:分割步驟 104:Segmentation step

Claims (7)

一種封裝元件的製造方法,其特徵在於,具備: 槽形成步驟,其對於具有多條交叉的分割預定線之基板,在被相鄰之分割預定線夾住之區域形成能容納元件晶片之槽; 元件晶片配設步驟,其將元件晶片接著並配設於由該槽形成步驟所形成之槽;以及 分割步驟,其將已在該槽配設該元件晶片之基板沿著該分割預定線進行分割而單體化。 A method of manufacturing a packaged component, characterized in that: A groove forming step, which, for the substrate having a plurality of intersecting planned dividing lines, forms a groove capable of accommodating element wafers in a region sandwiched by adjacent planned dividing lines; an element wafer disposing step of adhering and disposing an element wafer in the groove formed by the groove forming step; and A dividing step of dividing and singulating the substrate on which the element chip is placed in the groove along the dividing line. 如請求項1之封裝元件的製造方法,其中,該分割預定線包含:第一分割預定線,其在與第一方向平行之方向延伸;以及第二分割預定線,其在與該第一方向交叉之第二方向延伸, 該槽形成步驟係使切割刀片一邊旋轉一邊抵接於該基板,並使該切割刀片與該基板在與該第一分割預定線平行之方向相對地移動,藉此在被相鄰之該第一分割預定線夾住之區域形成槽。 The method of manufacturing a packaged component according to claim 1, wherein the planned dividing line includes: a first planned dividing line extending in a direction parallel to the first direction; and a second planned dividing line extending in a direction parallel to the first direction The second direction of the cross extends, In the groove forming step, the dicing blade is rotated while abutting against the substrate, and the dicing blade and the substrate are relatively moved in a direction parallel to the first planned dividing line, whereby the adjacent first The area sandwiched by the dividing predetermined line forms a groove. 如請求項2之封裝元件的製造方法,其中,該槽形成步驟係使該切割刀片一邊旋轉一邊抵接於該基板,並使該切割刀片與該基板在與該第二分割預定線平行之方向相對地移動,藉此在被相鄰之該第二分割預定線夾住之區域進一步形成槽。The method for manufacturing packaged components according to claim 2, wherein the groove forming step is to make the cutting blade abut against the substrate while rotating, and make the cutting blade and the substrate in a direction parallel to the second planned dividing line Relatively moving, thereby further forming grooves in the region sandwiched by the adjacent second dividing line. 如請求項1至3中任一項之封裝元件的製造方法,其中,具備: 樹脂封膜步驟,其在該元件晶片配設步驟之後,對該基板供給封膜樹脂,並以封膜樹脂被覆該元件晶片。 The method for manufacturing a packaged component according to any one of Claims 1 to 3, wherein: The resin sealing step is to supply the substrate with a sealing resin and coat the element chip with the sealing resin after the element chip arrangement step. 如請求項4之封裝元件的製造方法,其中,具備: 封膜樹脂研削步驟,其在該樹脂封膜步驟之後,將被覆該元件晶片之該封膜樹脂進行研削並薄化。 The method for manufacturing a packaged component as claimed in item 4, wherein: The sealing resin grinding step, after the resin sealing step, grinds and thins the sealing resin covering the element wafer. 如請求項5之封裝元件的製造方法,其中,具備: 層積步驟,其在該封膜樹脂研削步驟之後,將已在該槽接著該元件晶片且已被該封膜樹脂被覆並已將該封膜樹脂薄化之狀態的該基板與其他基板進行層積。 The method for manufacturing a packaged component as claimed in item 5, wherein: a lamination step of laminating the substrate in a state where the element wafer is bonded to the groove and covered with the sealing resin and the sealing resin has been thinned with other substrates after the sealing resin grinding step product. 如請求項1至3中任一項之封裝元件的製造方法,其中,該分割步驟包含:切割步驟,其藉由使切割刀片與該基板相對地移動,而沿著該分割預定線切割該基板。The method for manufacturing a packaged component according to any one of claims 1 to 3, wherein the dividing step includes: a cutting step of cutting the substrate along the planned dividing line by moving the cutting blade relative to the substrate .
TW111109988A 2021-03-23 2022-03-18 Manufacturing method of package device especially dividing and individualizing the substrate on which device chips are placed TW202238861A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2021-048640 2021-03-23
JP2021048640A JP2022147411A (en) 2021-03-23 2021-03-23 Manufacturing method of package device

Publications (1)

Publication Number Publication Date
TW202238861A true TW202238861A (en) 2022-10-01

Family

ID=83324741

Family Applications (1)

Application Number Title Priority Date Filing Date
TW111109988A TW202238861A (en) 2021-03-23 2022-03-18 Manufacturing method of package device especially dividing and individualizing the substrate on which device chips are placed

Country Status (4)

Country Link
JP (1) JP2022147411A (en)
KR (1) KR20220132452A (en)
CN (1) CN115116856A (en)
TW (1) TW202238861A (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105575913B (en) 2016-02-23 2019-02-01 华天科技(昆山)电子有限公司 It is embedded to silicon substrate fan-out-type 3D encapsulating structure
JP7241518B2 (en) 2018-12-04 2023-03-17 株式会社ディスコ Package device manufacturing method

Also Published As

Publication number Publication date
KR20220132452A (en) 2022-09-30
CN115116856A (en) 2022-09-27
JP2022147411A (en) 2022-10-06

Similar Documents

Publication Publication Date Title
TWI720306B (en) Method of wafer bonding of dissimilar thickness die
JP2008028325A (en) Method of manufacturing semiconductor device
JP2017079291A (en) Wafer processing method
US9953871B2 (en) Wafer processing method
TWI767022B (en) Substrate processing method and substrate processing system
JP2013004836A (en) Processing method of semiconductor wafer
TW202133355A (en) Semiconductor device and method for manufacturing the same
US10933618B2 (en) Carrier plate removing method
KR20140018226A (en) Pre-cut wafer applied underfill film
US10431496B2 (en) Device chip package manufacturing method
TW202238861A (en) Manufacturing method of package device especially dividing and individualizing the substrate on which device chips are placed
JP2014053351A (en) Wafer processing method
TW202242976A (en) Laminated device chip manufacturing method
JP3803214B2 (en) Manufacturing method of semiconductor device
TW201906028A (en) Semiconductor package manufacturing method
TWI805872B (en) Wafer processing method
JP2014053350A (en) Wafer processing method
JP2014053357A (en) Wafer processing method
JP7262903B2 (en) Carrier plate removal method
US20240128087A1 (en) Wafer processing method
KR20220155208A (en) Method of manufacturing device chip
KR20240033660A (en) Method for manufacturing stacked device chip
TW202238941A (en) Semiconductor device manufacturing method and semiconductor device
JP2017157679A (en) Manufacturing method of package wafer and package water
KR20210019964A (en) Manufacturing method of packages