TW202204909A - Testing fixture for ball grid array package chip to solve the problem of the prior art in poor positioning accuracy of the chip under test - Google Patents

Testing fixture for ball grid array package chip to solve the problem of the prior art in poor positioning accuracy of the chip under test Download PDF

Info

Publication number
TW202204909A
TW202204909A TW109125431A TW109125431A TW202204909A TW 202204909 A TW202204909 A TW 202204909A TW 109125431 A TW109125431 A TW 109125431A TW 109125431 A TW109125431 A TW 109125431A TW 202204909 A TW202204909 A TW 202204909A
Authority
TW
Taiwan
Prior art keywords
chip
grid array
ball grid
base
top support
Prior art date
Application number
TW109125431A
Other languages
Chinese (zh)
Inventor
楊文樺
Original Assignee
東宸精密股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 東宸精密股份有限公司 filed Critical 東宸精密股份有限公司
Priority to TW109125431A priority Critical patent/TW202204909A/en
Publication of TW202204909A publication Critical patent/TW202204909A/en

Links

Images

Abstract

The present invention relates to a testing fixture for a ball grid array package chip, which defines a pressing space inside a base and pivots with a pair of elastic pressing pieces. The bottom of the pushing space defines an accommodating hole, and the bottom surface of the base is combined with a top support diaphragm, which defines guide positioning holes relative to solder ball pins of a chip to be tested. The bottom surface of the base has several combination columns. The top support diaphragm defines several combination holes relative to each combination column. Each combination column is inserted into each combination hole and followed by hot pressing to form a fixed flange. In this way, the problem of the prior art in poor positioning accuracy of the chip under test is solved, so the positioning accuracy of the chip under test is improved.

Description

球柵陣列封裝晶片之檢測治具Inspection jig for ball grid array package chip

本發明係有關一種球柵陣列封裝晶片之檢測治具,尤指一種將相對待測試晶片之錫球接腳具有導引定位孔之頂撐膜片結合於基座底面之設計者。The present invention relates to a test fixture for ball grid array packaging chips, in particular to a designer for combining a top support film with guiding and positioning holes relative to the solder ball pins of the chip to be tested to the bottom surface of a base.

按,球柵陣列封裝(Ball grid array packed )晶片的底部表面具有許多錫球接腳,可利用錫球接腳直接與測試電路板接觸而進行測試作業:如〔圖1〕所示,習知的球柵陣列封裝晶片檢測治具,其於一基座10內部具有一推壓空間11且樞設有一對彈力壓制件12,該推壓空間11底部具有一容置孔13,該容置孔13底緣具有頂撐凸緣14:測試時,該對彈力壓制件12先被頂開,讓晶片推壓器(圖未示)將待測試晶片20吸移至該容置孔13,而由該頂撐凸緣14將待測試晶片20頂撐定位,且讓該對彈力壓制件12恢復壓制待測試晶片20的狀態,即可對待測試晶片20進行測試作業:然而,該容置孔13的尺寸勢必要比待測試晶片20的尺寸稍大一些,才有助於晶片推壓器將待測試晶片20吸移至該容置孔13,但也可能因此造成待測試晶片20的定位產生偏差,進而影響測試作業的進行或/及正確性。Press, the bottom surface of the ball grid array package (Ball grid array packed) chip has many solder ball pins, and the solder ball pins can be used to directly contact the test circuit board for testing operations: as shown in Fig. 1, the conventional The ball grid array package chip inspection fixture has a pushing space 11 inside a base 10 and a pair of elastic pressing parts 12 are pivoted. The pushing space 11 has an accommodating hole 13 at the bottom. The accommodating hole 13. The bottom edge has a top support flange 14: During the test, the pair of elastic pressing parts 12 are pushed up first, so that the wafer pusher (not shown) will suck and move the wafer 20 to be tested to the accommodating hole 13. The supporting flange 14 supports and positions the wafer 20 to be tested, and allows the pair of elastic pressing members 12 to restore the state of pressing the wafer 20 to be tested, so that the testing operation can be performed on the wafer 20 to be tested: however, the accommodating hole 13 The size must be slightly larger than the size of the wafer to be tested 20 to help the wafer pusher to move the wafer to be tested 20 to the accommodating hole 13, but it may also cause deviation in the positioning of the wafer to be tested 20. This in turn affects the performance or/and correctness of the test operation.

本發明之主要目的,係欲解決先前技術造成待測試晶片定位準確性較差之問題,而具有提升待測試晶片定位準確性之功效。The main purpose of the present invention is to solve the problem of poor positioning accuracy of the wafer under test caused by the prior art, and has the effect of improving the positioning accuracy of the wafer under test.

本發明之另一目的,則具有提升測試正確性之功效。Another object of the present invention is to improve the accuracy of the test.

本發明之又一目的,乃具有避免待測試晶片結構受損之功效。Another object of the present invention is to prevent damage to the structure of the chip to be tested.

為達上述功效,本發明之結構特徵,係於一基座內部具有一推壓空間,該推壓空間底部具有一容置孔,該基座底面結合一頂撐膜片,該頂撐膜片相對待測試晶片之錫球接腳具有導引定位孔。In order to achieve the above-mentioned effect, the structural feature of the present invention is that there is a pushing space inside a base, and the bottom of the pushing space has an accommodating hole, and the bottom surface of the base is combined with a top support film, the top support film There are guiding and positioning holes corresponding to the solder ball pins of the chip to be tested.

此外,該基座內部樞設有一對彈力壓制件:該導引定位孔底端還具有下倒角;該導引定位孔頂端還具有上倒角;該基座底面具有數個結合柱,該頂撐膜片相對各該結合柱具有數個結合孔:各該結合柱於各該結合孔套入後熱壓成型出固定凸緣。In addition, a pair of elastic pressing parts are pivoted inside the base: the bottom end of the guide and positioning hole also has a lower chamfer; the top of the guide and positioning hole also has an upper chamfer; the bottom surface of the base has several combining columns, the The top support membrane has several coupling holes relative to each of the coupling posts: each coupling post is inserted into each of the coupling holes to form a fixing flange by hot pressing.

藉此,將相對待測試晶片之錫球接腳具有導引定位孔之頂撐膜片結合於基座底面,當晶片推壓器將待測試晶片吸移至容置孔時,待測試晶片會因其錫球接腳受到導引定位孔的自然導引而快速且準確定位於頂撐膜片上。In this way, the top support film with guiding and positioning holes relative to the solder ball pins of the chip to be tested is combined with the bottom surface of the base. When the chip pusher sucks the chip to be tested to the accommodating hole, the chip to be tested will Because the solder ball pins are naturally guided by the guiding and positioning holes, they can be quickly and accurately positioned on the top support diaphragm.

首先,請參閱〔圖2〕~〔圖4〕所示,本發明係於一基座30內部具有一推壓空間31且樞設有一對彈力壓制件32,該推壓空間31底部具有一容置孔33,該基座30底面結合一頂撐膜片40,該頂撐膜片40相對待測試晶片20之錫球接腳21具有導引定位孔41:其中,該基座30底面具有數個結合柱34,該頂撐膜片40相對各該結合柱34具有數個結合孔42,各該結合柱34於各該結合孔42套入後熱壓成型出固定凸緣341。First, please refer to [FIG. 2] to [FIG. 4], in the present invention, a base 30 has a pressing space 31 and a pair of elastic pressing pieces 32 pivotally arranged therein. The bottom of the pressing space 31 has a container The bottom surface of the base 30 is combined with a top support film 40, and the top support film 40 has guiding and positioning holes 41 relative to the solder ball pins 21 of the chip 20 to be tested: wherein, the bottom surface of the base 30 has several Each of the coupling posts 34 has a plurality of coupling holes 42 relative to each of the coupling posts 34 . The coupling posts 34 are inserted into the coupling holes 42 to form fixing flanges 341 by thermocompression.

基於如是之構成,本發明將相對待測試晶片20之錫球接腳21具有導引定位孔41之頂撐膜片40結合於基座30底面,當晶片推壓器將待測試晶片20吸移至容置孔33時,待測試晶片20會因其錫球接腳21受到導引定位孔41的自然導引而快速且準確定位於頂撐膜片40上,而該導引定位孔41頂端還可具有上倒角412,進一步強化該導引定位孔41的導引效果:是以,具有提升待測試晶片定位準確性之功效。Based on such a configuration, the present invention combines the top support film 40 with the guiding and positioning holes 41 relative to the solder ball pins 21 of the chip to be tested 20 to the bottom surface of the base 30 . When the chip pusher sucks the chip to be tested 20 When reaching the accommodating hole 33 , the chip to be tested 20 will be quickly and accurately positioned on the top support film 40 due to its solder ball pins 21 being naturally guided by the guiding and positioning holes 41 , and the top of the guiding and positioning holes 41 It can also have an upper chamfer 412 to further strengthen the guiding effect of the guiding and positioning holes 41 : therefore, it has the effect of improving the positioning accuracy of the wafer to be tested.

再者,該導引定位孔41底端還具有下倒角411,當待測試晶片20之錫球接腳21所接觸的測試電路板為橡膠插座類型(Rubber Socket  Type)時,下倒角411可增加錫球接腳21與測試電路板的接觸面積,進一步具有提升測試正確性之功效;而當待測試晶片20之錫球接腳21所接觸的測試電路板為彈簧結構探針型(Pogo Type),下倒角411可讓錫球接腳21與測試電路板的接觸過程,具有退縮的空間避免錫球接腳21結構受到損傷,進一步具有避免待測試晶片結構受損之功效。Furthermore, the bottom end of the guide positioning hole 41 also has a lower chamfer 411. When the test circuit board contacted by the solder ball pins 21 of the chip 20 to be tested is a rubber socket type (Rubber Socket Type), the lower chamfer 411 is formed. The contact area between the solder ball pins 21 and the test circuit board can be increased, which further improves the accuracy of the test. Type), the lower chamfer 411 can make the contact process between the solder ball pins 21 and the test circuit board, and have a retreat space to prevent the structure of the solder ball pins 21 from being damaged, and further has the effect of preventing the structure of the chip to be tested from being damaged.

綜上所述,本發明所揭示之構造,為昔所無,且確能達到功效之增進,並具可供產業利用性,完全符合發明專利要件,祈請  鈞局核賜專利,以勵創新,無任德感。To sum up, the structure disclosed in the present invention is unprecedented, and can indeed achieve the improvement of efficacy, and is available for industrial use, and fully complies with the requirements of an invention patent. , without any sense of virtue.

惟,上述所揭露之圖式、說明,僅為本發明之較佳實施例,大凡熟悉此項技藝人士,依本案精神範疇所作之修飾或等效變化,仍應包括在本案申請專利範圍內。However, the drawings and descriptions disclosed above are only preferred embodiments of the present invention, and modifications or equivalent changes made by those skilled in the art according to the spirit of the present case should still be included in the scope of the patent application of the present case.

10:基座 11:推壓空間 12:彈力壓制件 13:容置孔 14:頂撐凸緣 20:待測試晶片 21:錫球接腳 30:基座 31:推壓空間 32:彈力壓制件 33:容置孔 34:結合柱 341:固定凸緣 40:頂撐膜片 41:導引定位孔 411:下倒角 412:上倒角 42:結合孔10: Pedestal 11: Push the space 12: Elastic pressing parts 13: accommodating hole 14: Top support flange 20: Wafer to be tested 21: Solder Ball Pins 30: Pedestal 31: Push Space 32: Elastic pressing 33: accommodating hole 34: Binding column 341: Fixed flange 40: top support diaphragm 41: Guide positioning hole 411: Lower chamfer 412: Upper chamfer 42: binding hole

〔圖1〕係習知球柵陣列封裝晶片檢測治具之結構剖示圖。 〔圖2〕係本發明之結構剖示圖。 〔圖3〕係本發明之結構外觀圖(一)。 〔圖4〕係本發明之結構外觀圖(二)。[FIG. 1] is a cross-sectional view of the structure of a conventional ball grid array package chip inspection jig. [FIG. 2] is a cross-sectional view of the structure of the present invention. [Fig. 3] is a structural appearance view (1) of the present invention. [Fig. 4] is a structural appearance view (2) of the present invention.

20:待測試晶片20: Wafer to be tested

21:錫球接腳21: Solder Ball Pins

30:基座30: Pedestal

31:推壓空間31: Push Space

32:彈力壓制件32: Elastic pressing

33:容置孔33: accommodating hole

341:固定凸緣341: Fixed flange

40:頂撐膜片40: top support diaphragm

41:導引定位孔41: Guide positioning hole

411:下倒角411: Lower chamfer

412:上倒角412: Upper chamfer

Claims (6)

一種球柵陣列封裝晶片之檢測治具,係於一基座內部具有一推壓空間,該推壓空間底部具有一容置孔,該基座底面結合一頂撐膜片,該頂撐膜片相對待測試晶片之錫球接腳具有導引定位孔。A detection fixture for ball grid array packaging chips is provided with a pushing space inside a base, an accommodating hole is arranged at the bottom of the pushing space, and a top support film is combined with the bottom surface of the base, and the top support film There are guiding and positioning holes corresponding to the solder ball pins of the chip to be tested. 如請求項1所述之球柵陣列封裝晶片之檢測治具,其中,該基座內部樞設有一對彈力壓制件。The inspection jig for ball grid array packaged chips according to claim 1, wherein a pair of elastic pressing parts are pivoted inside the base. 如請求項1或2所述之球柵陣列封裝晶片之檢測治具,其中,該導引定位孔底端還具有下倒角。The inspection jig of the ball grid array package chip according to claim 1 or 2, wherein the bottom end of the guiding and positioning hole further has a lower chamfer. 如請求項3所述之球柵陣列封裝晶片之檢測治具,其中,該導引定位孔頂端還具有上倒角。The inspection jig of the ball grid array package chip according to claim 3, wherein the top of the guide positioning hole further has an upper chamfer. 如請求項4所述之球柵陣列封裝晶片之檢測治具,其中,該基座底面具有數個結合柱,該頂撐膜片相對各該結合柱具有數個結合孔。The inspection jig for ball grid array packaging chips according to claim 4, wherein the bottom surface of the base has a plurality of bonding posts, and the top support film has a plurality of bonding holes relative to each of the bonding posts. 如請求項5所述之球柵陣列封裝晶片之檢測治具,其中,各該結合柱於各該結合孔套入後熱壓成型出固定凸緣。The inspection jig for ball grid array packaging chips according to claim 5, wherein each of the bonding posts is inserted into each of the bonding holes to form a fixing flange by thermocompression.
TW109125431A 2020-07-28 2020-07-28 Testing fixture for ball grid array package chip to solve the problem of the prior art in poor positioning accuracy of the chip under test TW202204909A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW109125431A TW202204909A (en) 2020-07-28 2020-07-28 Testing fixture for ball grid array package chip to solve the problem of the prior art in poor positioning accuracy of the chip under test

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW109125431A TW202204909A (en) 2020-07-28 2020-07-28 Testing fixture for ball grid array package chip to solve the problem of the prior art in poor positioning accuracy of the chip under test

Publications (1)

Publication Number Publication Date
TW202204909A true TW202204909A (en) 2022-02-01

Family

ID=81323449

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109125431A TW202204909A (en) 2020-07-28 2020-07-28 Testing fixture for ball grid array package chip to solve the problem of the prior art in poor positioning accuracy of the chip under test

Country Status (1)

Country Link
TW (1) TW202204909A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114076880A (en) * 2020-08-03 2022-02-22 东宸精密股份有限公司 Detection tool for ball grid array packaging chip

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114076880A (en) * 2020-08-03 2022-02-22 东宸精密股份有限公司 Detection tool for ball grid array packaging chip

Similar Documents

Publication Publication Date Title
JP6099347B2 (en) Wafer mounting method and wafer inspection apparatus
TWI582874B (en) A test system for testing semiconductor packaged stacked wafers, and a semiconductor automated test machine
US8603840B2 (en) Manufacturing method of semiconductor device
JP2015090363A (en) Probe card
TWI605254B (en) Test device
TW202204909A (en) Testing fixture for ball grid array package chip to solve the problem of the prior art in poor positioning accuracy of the chip under test
WO2013080675A1 (en) Semiconductor element socket
TWI452310B (en) Test device for stacked wafers
KR100640634B1 (en) Testing kit of semiconductor package and method for testing semiconductor package using the same
TWI519800B (en) Testing apparatus
CN215219050U (en) DIP series chip test fixture
KR101362546B1 (en) Insert assembly and apparatus for receiving electronic device including the same
CN114076880A (en) Detection tool for ball grid array packaging chip
US11408913B2 (en) Method for testing semiconductor devices
KR101380280B1 (en) A test device
JP2940483B2 (en) MCM inspection jig
KR102220334B1 (en) Insert assembly for receiving electronic device
TWI771805B (en) Method for connecting test head
KR101729850B1 (en) Apparatus for inspecting a compact electronic device
KR102198300B1 (en) Apparatus for testing semiconductor devices
CN112782564A (en) DIP series chip test fixture
KR20180024840A (en) Apparatus for testing semiconductor devices
KR101736161B1 (en) Jig for micro contact array assembly
CN219226260U (en) Wafer bearing device and probe machine
KR200260959Y1 (en) probing device testing for wafer