TW202201682A - Package structure and manufacturing method therefore - Google Patents

Package structure and manufacturing method therefore Download PDF

Info

Publication number
TW202201682A
TW202201682A TW109120435A TW109120435A TW202201682A TW 202201682 A TW202201682 A TW 202201682A TW 109120435 A TW109120435 A TW 109120435A TW 109120435 A TW109120435 A TW 109120435A TW 202201682 A TW202201682 A TW 202201682A
Authority
TW
Taiwan
Prior art keywords
lead frame
die
package structure
top surface
carrier
Prior art date
Application number
TW109120435A
Other languages
Chinese (zh)
Other versions
TWI740544B (en
Inventor
朱彥瑞
周信宏
林俊宏
Original Assignee
華邦電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 華邦電子股份有限公司 filed Critical 華邦電子股份有限公司
Priority to TW109120435A priority Critical patent/TWI740544B/en
Application granted granted Critical
Publication of TWI740544B publication Critical patent/TWI740544B/en
Publication of TW202201682A publication Critical patent/TW202201682A/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

A package structure including a lead frame structure, a die, an adhesive layer, and at least one three-dimensional (3D) printing conductive wire. The lead frame structure includes a carrier and a lead frame. The carrier has a recess. The lead frame is disposed on the carrier. The die is disposed in the recess. The die includes at least one pad. The adhesive layer is disposed between a bottom surface of the die and the carrier and between a sidewall of the die and the carrier. The 3D printing conductive wire is disposed on the lead frame, the adhesive layer and the pad, and is electrically connected between the lead frame and the pad.

Description

封裝結構及其製造方法Package structure and manufacturing method thereof

本發明是有關於一種半導體元件及其製造方法，且特別是有關於一種封裝結構及其製造方法。The present invention relates to a semiconductor device and a manufacturing method thereof, and particularly, to a packaging structure and a manufacturing method thereof.

傳統半導體封裝的內部接合方式可分為打線接合(wire bonding)、捲帶式自動接合與覆晶接合，其中打線接合由於製程成熟、成本低、佈線彈性高，是目前應用最廣的接合技術。然而，打線接合的缺點是有輸入/輸出(Input/Output，簡稱I/O)接腳數的限制。此外，在先進製程封裝希望封裝尺寸微小化的情況下，因為使用打線接合有弧高及距離的限制，因此使得封裝尺寸無法往微小化來前進。The internal bonding methods of traditional semiconductor packaging can be divided into wire bonding, tape-and-reel automatic bonding and flip chip bonding. Among them, wire bonding is currently the most widely used bonding technology due to its mature process, low cost and high wiring flexibility. However, the disadvantage of wire bonding is that there is a limit on the number of input/output (I/O) pins. In addition, in the case of advanced process packaging that wants to miniaturize the package size, because the use of wire bonding has limitations on the arc height and distance, the package size cannot be miniaturized.

本發明提供一種封裝結構及其製造方法，其可使得封裝尺寸更微小化。The present invention provides a package structure and a manufacturing method thereof, which can make the package size more miniaturized.

本發明提出一種封裝結構，包括導線架結構、晶粒、黏著劑層與至少一條三維列印導線。導線架結構包括載板與導線架。載板具有凹槽。導線架設置在載板上。晶粒設置在凹槽中。晶粒包括至少一個接墊。黏著劑層設置在晶粒的底面與載板之間以及晶粒的側壁與載板之間。三維列印導線設置在導線架、黏著劑層與接墊上，且電性連接於導線架與接墊之間。The present invention provides a package structure, which includes a lead frame structure, a die, an adhesive layer and at least one three-dimensional printed wire. The lead frame structure includes a carrier board and a lead frame. The carrier plate has grooves. The lead frame is arranged on the carrier board. The die is arranged in the groove. The die includes at least one pad. The adhesive layer is disposed between the bottom surface of the die and the carrier and between the sidewall of the die and the carrier. The three-dimensional printed wire is arranged on the lead frame, the adhesive layer and the pad, and is electrically connected between the lead frame and the pad.

本發明提出一種封裝結構的製造方法，包括以下步驟。提供導線架結構。導線架結構包括載板與導線架。載板具有凹槽。導線架設置在載板上。將黏著劑填入凹槽中。將晶粒放置在凹槽中，使得黏著劑由晶粒的底面與載板之間溢出至晶粒的側壁與載板之間，而形成黏著劑層。晶粒包括至少一個接墊。使用三維列印製程在導線架、黏著劑層與接墊上形成至少一條三維列印導線。三維列印導線電性連接於導線架與接墊之間。The present invention provides a method for manufacturing a package structure, which includes the following steps. Leadframe construction available. The lead frame structure includes a carrier board and a lead frame. The carrier plate has grooves. The lead frame is arranged on the carrier board. Fill the grooves with adhesive. The die is placed in the groove, so that the adhesive overflows from between the bottom surface of the die and the carrier to between the sidewall of the die and the carrier to form an adhesive layer. The die includes at least one pad. At least one 3D printed wire is formed on the lead frame, the adhesive layer and the pad using a 3D printing process. The three-dimensional printing wire is electrically connected between the lead frame and the pad.

基於上述，在本發明所提出的封裝結構及其製造方法中，將晶粒設置在凹槽中，且使用三維列印導線將導線架與接墊進行電性連接，因此不存在打線接合的弧高及距離的限制，進而可縮小晶粒與導線架的間距並降低封裝結構的厚度，以使得封裝尺寸微小化。此外，由於不存在打線接合的弧高及距離的限制，因此有利於增加I/O接腳數。另外，藉由本發明所提出的封裝結構及其製造方法，可省略重佈線層(redistribution layer，RDL)製程與打線接合製程等製程，因此可有效地簡化製程。Based on the above, in the package structure and the manufacturing method thereof proposed by the present invention, the die is arranged in the groove, and the lead frame and the pad are electrically connected by three-dimensional printed wires, so there is no arc of wire bonding. Due to height and distance constraints, the distance between the die and the lead frame can be narrowed and the thickness of the package structure can be reduced, so that the package size can be miniaturized. In addition, since there is no limitation of arc height and distance of wire bonding, it is beneficial to increase the number of I/O pins. In addition, the redistribution layer (RDL) process and the wire bonding process can be omitted by the package structure and the manufacturing method of the present invention, thereby effectively simplifying the process.

為讓本發明的上述特徵和優點能更明顯易懂，下文特舉實施例，並配合所附圖式作詳細說明如下。In order to make the above-mentioned features and advantages of the present invention more obvious and easy to understand, the following embodiments are given and described in detail with the accompanying drawings as follows.

圖1A至圖1E為本發明一實施例的封裝結構的製造流程立體圖。圖2A至圖2E為沿著圖1A至圖1E中的I-I’剖面線的剖面圖。1A to FIG. 1E are perspective views of a manufacturing process of a package structure according to an embodiment of the present invention. 2A to 2E are cross-sectional views along the line I-I' in FIGS. 1A to 1E .

請參照圖1A與圖2A，提供導線架結構100。導線架結構100包括載板102與導線架104。載板102可用以固定與承載導線架104。載板102具有凹槽R。凹槽R可用以容置晶粒。載板102可覆蓋部分導線架104，而使得載板102高於導線架104。載板102的材料可包括模製化合物(molding compound)，如環氧模製化合物(epoxy molding compound，EMC)。Referring to FIG. 1A and FIG. 2A , a lead frame structure 100 is provided. The lead frame structure 100 includes a carrier board 102 and a lead frame 104 . The carrier board 102 can be used to fix and carry the lead frame 104 . The carrier plate 102 has a groove R. The groove R can be used to accommodate the die. The carrier board 102 may cover part of the lead frame 104 such that the carrier board 102 is higher than the lead frame 104 . The material of the carrier 102 may include a molding compound, such as epoxy molding compound (EMC).

導線架104設置在載板102上。導線架104的底部BP2可低於載板102的底部BP1。導線架104可包括多個導腳104a。導線架104的材料可包括銅合金或鐵鎳合金。The lead frame 104 is provided on the carrier board 102 . The bottom BP2 of the lead frame 104 may be lower than the bottom BP1 of the carrier board 102 . The lead frame 104 may include a plurality of lead feet 104a. The material of the lead frame 104 may include copper alloys or iron-nickel alloys.

請參照圖1B與圖2B，將黏著劑106填入凹槽R中。黏著劑106的材料可包括丙烯酸黏著劑、聚氨酯黏著劑、矽膠黏著劑或橡膠黏著劑等。Referring to FIG. 1B and FIG. 2B , the adhesive 106 is filled into the groove R. The material of the adhesive 106 may include acrylic adhesive, urethane adhesive, silicone adhesive or rubber adhesive.

請參照圖1C與圖2C，將晶粒108放置在凹槽R中，使得黏著劑106由晶粒108的底面BS與載板102之間溢出至晶粒108的側壁SW與載板102之間，而形成黏著劑層106a。亦即，部分黏著劑層106a可位在晶粒108的側壁SW上。晶粒108可為積體電路(integrated circuit，IC)元件。晶粒108包括至少一個接墊110。在本實施例中，接墊110的數量是以多個為例，但只要接墊110的數量為至少一個即屬於本發明所涵蓋的範圍。1C and FIG. 2C , the die 108 is placed in the groove R, so that the adhesive 106 overflows from between the bottom surface BS of the die 108 and the carrier 102 to between the sidewall SW of the die 108 and the carrier 102 , and the adhesive layer 106a is formed. That is, a portion of the adhesive layer 106a may be located on the sidewall SW of the die 108 . The die 108 may be an integrated circuit (IC) device. Die 108 includes at least one pad 110 . In this embodiment, the number of the pads 110 is taken as an example, but as long as the number of the pads 110 is at least one, it falls within the scope of the present invention.

在本實施例中，晶粒108的頂面TS1的高度可等於導線架104的頂面TS2的高度，藉此有利於後續使用三維列印製程形成導線。此處的「等高」一詞所指的是「實質上等高」，亦即可存在可容許的誤差。在其他實施例中，晶粒108的頂面TS1的高度可高於導線架104的頂面TS2的高度。另外，黏著劑層106a的頂面TS3可等於或高於晶粒108的頂面TS1與導線架104的頂面TS2，藉此有利於後續使用三維列印製程形成導線。在黏著劑層106a的頂面TS3高於晶粒108的頂面TS1與導線架104的頂面TS2的情況下，黏著劑層106a不會完全覆蓋接墊110與導線架104，以防止黏著劑層106a在後續三維列印製程中阻礙導線架104與接墊110之間的電性連接。In this embodiment, the height of the top surface TS1 of the die 108 can be equal to the height of the top surface TS2 of the lead frame 104 , thereby facilitating the subsequent formation of wires using a three-dimensional printing process. The term "equal height" here refers to "substantially equal height", that is, there may be an allowable error. In other embodiments, the height of the top surface TS1 of the die 108 may be higher than the height of the top surface TS2 of the lead frame 104 . In addition, the top surface TS3 of the adhesive layer 106a can be equal to or higher than the top surface TS1 of the die 108 and the top surface TS2 of the lead frame 104, thereby facilitating the subsequent formation of conductive lines by the 3D printing process. In the case where the top surface TS3 of the adhesive layer 106a is higher than the top surface TS1 of the die 108 and the top surface TS2 of the lead frame 104, the adhesive layer 106a does not completely cover the pads 110 and the lead frame 104 to prevent the adhesive The layer 106a blocks the electrical connection between the lead frame 104 and the pads 110 during the subsequent 3D printing process.

另一方面，凹槽R與晶粒108可具有相同的上視形狀。在本實施例中，凹槽R與晶粒108的上視形狀是以矩形為例，但本發明並不以此為限。凹槽R的上視面積可大於晶粒108的上視面積，以利於將晶粒108放置在凹槽R中。凹槽R的上視面積可為晶粒108的上視面積等比例放大1.05倍至1.5倍。在一些實施例中，凹槽R的上視面積可為晶粒108的上視面積等比例放大1.1倍至1.3倍。On the other hand, the grooves R and the die 108 may have the same top-view shape. In this embodiment, the top-view shape of the groove R and the die 108 is a rectangle, but the present invention is not limited to this. The top-view area of the recess R may be larger than the top-view area of the die 108 to facilitate placement of the die 108 in the recess R. The top-view area of the groove R may be enlarged by 1.05 to 1.5 times proportional to the top-view area of the die 108 . In some embodiments, the top-view area of the groove R may be enlarged by 1.1 to 1.3 times proportional to the top-view area of the die 108 .

請參照圖1D與圖2D，使用三維列印製程在導線架104、黏著劑層106a與接墊110上形成至少一條三維列印導線112。三維列印導線112電性連接於導線架104與接墊110之間。舉例來說，可利用三維列印機的噴頭200進行列印。三維列印導線112可直接設置在導線架104的頂面TS2、黏著劑層106a的頂面TS3與晶粒108的頂面TS1上。三維列印導線112的數量可依據接墊110的數量進行調整。三維列印導線112的材料可包括導電墨水，如奈米銀墨水或奈米銅銀合金墨水等金屬墨水。Referring to FIGS. 1D and 2D , at least one 3D printed wire 112 is formed on the lead frame 104 , the adhesive layer 106 a and the pads 110 using a 3D printing process. The 3D printed wires 112 are electrically connected between the lead frame 104 and the pads 110 . For example, printing can be performed using the nozzle 200 of a three-dimensional printer. The 3D printed wires 112 can be directly disposed on the top surface TS2 of the lead frame 104 , the top surface TS3 of the adhesive layer 106 a and the top surface TS1 of the die 108 . The number of the 3D printed wires 112 can be adjusted according to the number of the pads 110 . The material of the 3D printed wires 112 may include conductive ink, such as metal ink such as nano-silver ink or nano-copper-silver alloy ink.

請參照圖1E與圖2E，可形成覆蓋晶粒108、三維列印導線112與部分導線架結構100的包封體114。包封體114的材料可包括模製化合物，如環氧模製化合物。包封體114的形成方法例如是模製(molding)製程。Referring to FIGS. 1E and 2E , an encapsulant 114 covering the die 108 , the three-dimensional printed wires 112 and part of the lead frame structure 100 can be formed. The material of the encapsulant 114 may include a molding compound, such as an epoxy molding compound. The method for forming the encapsulation body 114 is, for example, a molding process.

以下，藉由圖1D、圖1E、圖2D與圖2E來說明本實施例的封裝結構10。此外，雖然封裝結構10的形成方法是以上述方法為例進行說明，但本發明並不以此為限。Hereinafter, the package structure 10 of the present embodiment will be described with reference to FIG. 1D , FIG. 1E , FIG. 2D and FIG. 2E . In addition, although the method for forming the package structure 10 is described by taking the above method as an example, the present invention is not limited thereto.

請參照圖1D、圖1E、圖2D與圖2E，封裝結構10包括導線架結構100、晶粒108、黏著劑層106a與至少一條三維列印導線112。此外，封裝結構10更可包括包封體114。導線架結構100包括載板102與導線架104。載板102具有凹槽R。導線架104設置在載板102上。晶粒108設置在凹槽R中。晶粒108包括至少一個接墊110。黏著劑層106a設置在晶粒108的底面BS與載板102之間以及晶粒108的側壁SW與載板102之間。三維列印導線112設置在導線架104、黏著劑層106a與接墊110上，且電性連接於導線架104與接墊110之間。包封體114覆蓋晶粒108、三維列印導線112與部分導線架結構100。此外，封裝結構10中的各構件的材料、設置方式、形成方法與功效已於上述實施例進行詳盡地說明，於此不再說明。1D , FIG. 1E , FIG. 2D and FIG. 2E , the package structure 10 includes a lead frame structure 100 , a die 108 , an adhesive layer 106 a and at least one three-dimensional printed wire 112 . In addition, the package structure 10 may further include an encapsulation body 114 . The lead frame structure 100 includes a carrier board 102 and a lead frame 104 . The carrier plate 102 has a groove R. The lead frame 104 is provided on the carrier board 102 . The die 108 is arranged in the groove R. Die 108 includes at least one pad 110 . The adhesive layer 106 a is disposed between the bottom surface BS of the die 108 and the carrier 102 and between the sidewall SW of the die 108 and the carrier 102 . The three-dimensional printed wires 112 are disposed on the lead frame 104 , the adhesive layer 106 a and the pads 110 , and are electrically connected between the lead frame 104 and the pads 110 . The encapsulation body 114 covers the die 108 , the 3D printed wires 112 and part of the lead frame structure 100 . In addition, the materials, arrangement methods, forming methods and functions of the components in the package structure 10 have been described in detail in the above-mentioned embodiments, and will not be described herein again.

基於上述實施例可知，在上述封裝結構10及其製造方法中，將晶粒108設置在凹槽R中，且使用三維列印導線112將導線架104與接墊110進行電性連接，因此不存在打線接合的弧高及距離的限制，進而可縮小晶粒108與導線架104的間距並降低封裝結構10的厚度，以使得封裝尺寸微小化。此外，由於不存在打線接合的弧高及距離的限制，因此有利於增加I/O接腳數。另外，藉由上述封裝結構10及其製造方法，可省略重佈線層製程與打線接合製程等製程，因此可有效地簡化製程。Based on the above-mentioned embodiments, in the above-mentioned package structure 10 and its manufacturing method, the die 108 is disposed in the groove R, and the lead frame 104 and the pads 110 are electrically connected by the three-dimensional printed wires 112 , so there is no There are limitations on the arc height and distance of wire bonding, so that the distance between the die 108 and the lead frame 104 can be narrowed and the thickness of the package structure 10 can be reduced, so that the package size can be miniaturized. In addition, since there is no limitation of arc height and distance of wire bonding, it is beneficial to increase the number of I/O pins. In addition, with the above-mentioned package structure 10 and the manufacturing method thereof, processes such as the redistribution layer manufacturing process and the wire bonding process can be omitted, so the manufacturing process can be effectively simplified.

綜上所述，在上述實施例的封裝結構及其製造方法中，可利用三維列印導線將導線架與接墊進行電性連接，藉此可使得封裝尺寸更微小化且可有效地簡化製程。To sum up, in the package structure and the manufacturing method thereof of the above-mentioned embodiments, the lead frame and the pads can be electrically connected by the three-dimensional printed wires, thereby making the package size smaller and the manufacturing process effectively simplified. .

雖然本發明已以實施例揭露如上，然其並非用以限定本發明，任何所屬技術領域中具有通常知識者，在不脫離本發明的精神和範圍內，當可作些許的更動與潤飾，故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed above by the embodiments, it is not intended to limit the present invention. Anyone with ordinary knowledge in the technical field can make some changes and modifications without departing from the spirit and scope of the present invention. Therefore, The protection scope of the present invention shall be determined by the scope of the appended patent application.

10:封裝結構 100:導線架結構 102:載板 104:導線架 104a:導腳 106:黏著劑 106a:黏著劑層 108:晶粒 110:接墊 112:三維列印導線 114:包封體 200:噴頭 BP1,BP2:底部 BS:底面 R:凹槽 SW:側壁 TS1,TS2,TS3:頂面10: Package structure 100: Lead Frame Structure 102: carrier board 104: Lead frame 104a: Guide feet 106: Adhesive 106a: Adhesive layer 108: Die 110: Pad 112: 3D Print Wires 114: Encapsulation 200: Nozzle BP1,BP2: Bottom BS: Bottom R: groove SW: Sidewall TS1, TS2, TS3: Top side

圖1A至圖1E為本發明一實施例的封裝結構的製造流程立體圖。 圖2A至圖2E為沿著圖1A至圖1E中的I-I’剖面線的剖面圖。1A to FIG. 1E are perspective views of a manufacturing process of a package structure according to an embodiment of the present invention. 2A to 2E are cross-sectional views along the line I-I' in FIGS. 1A to 1E .

10:封裝結構10: Package structure

100:導線架結構100: Lead Frame Structure

102:載板102: carrier board

104:導線架104: Lead frame

104a:導腳104a: Guide feet

106a:黏著劑層106a: Adhesive layer

108:晶粒108: Die

110:接墊110: Pad

112:三維列印導線112: 3D Print Wires

200:噴頭200: Nozzle

BP1,BP2:底部BP1,BP2: Bottom

R:凹槽R: groove

SW:側壁SW: Sidewall

TS1,TS2,TS3:頂面TS1, TS2, TS3: Top side

Claims (20)

一種封裝結構，包括： 導線架結構，包括： 載板，具有凹槽；以及 導線架，設置在所述載板上； 晶粒，設置在所述凹槽中，且包括至少一個接墊； 黏著劑層，設置在所述晶粒的底面與所述載板之間以及所述晶粒的側壁與所述載板之間；以及 至少一條三維列印導線，設置在所述導線架、所述黏著劑層與所述至少一個接墊上，且電性連接於所述導線架與所述至少一個接墊之間。A package structure including: Leadframe construction, including: a carrier plate having grooves; and a lead frame, arranged on the carrier board; a die, disposed in the groove, and including at least one pad; an adhesive layer disposed between the bottom surface of the die and the carrier and between the sidewall of the die and the carrier; and At least one three-dimensional printed wire is disposed on the lead frame, the adhesive layer and the at least one pad, and is electrically connected between the lead frame and the at least one pad. 如請求項1所述的封裝結構，其中所述晶粒的頂面的高度等於或高於所述導線架的頂面的高度。The package structure of claim 1, wherein a height of a top surface of the die is equal to or higher than a height of the top surface of the lead frame. 如請求項1所述的封裝結構，其中所述黏著劑層的頂面等於或高於所述晶粒的頂面與所述導線架的頂面。The package structure of claim 1, wherein the top surface of the adhesive layer is equal to or higher than the top surface of the die and the top surface of the lead frame. 如請求項1所述的封裝結構，其中在所述黏著劑層的頂面高於所述晶粒的頂面與所述導線架的頂面的情況下，所述黏著劑層未完全覆蓋所述至少一個接墊與所述導線架。The package structure of claim 1, wherein when the top surface of the adhesive layer is higher than the top surface of the die and the top surface of the lead frame, the adhesive layer does not completely cover the top surface of the lead frame. the at least one pad and the lead frame. 如請求項1所述的封裝結構，其中所述載板覆蓋部分所述導線架，而使得所述載板高於所述導線架。The package structure of claim 1, wherein the carrier board covers a portion of the lead frame such that the carrier board is higher than the lead frame. 如請求項1所述的封裝結構，其中所述導線架的底部低於所述載板的底部。The package structure of claim 1, wherein the bottom of the lead frame is lower than the bottom of the carrier board. 如請求項1所述的封裝結構，其中所述導線架包括多個導腳。The package structure of claim 1, wherein the lead frame includes a plurality of lead pins. 如請求項1所述的封裝結構，其中所述凹槽與所述晶粒具有相同的上視形狀。The package structure of claim 1, wherein the groove and the die have the same top-view shape. 如請求項1所述的封裝結構，其中所述凹槽的上視面積大於所述晶粒的上視面積。The package structure of claim 1, wherein a top-view area of the groove is larger than a top-view area of the die. 如請求項1所述的封裝結構，其中所述凹槽的上視面積為所述晶粒的上視面積等比例放大1.05倍至1.5倍。The package structure according to claim 1, wherein the top-view area of the groove is proportionally enlarged by 1.05 times to 1.5 times the top-view area of the die. 如請求項10所述的封裝結構，其中所述凹槽的上視面積為所述晶粒的上視面積等比例放大1.1倍至1.3倍。The package structure of claim 10, wherein the top-view area of the groove is proportionally enlarged by 1.1 to 1.3 times the top-view area of the die. 如請求項1所述的封裝結構，其中部分所述黏著劑層位在所述晶粒的側壁上。The package structure of claim 1, wherein a portion of the adhesive layer is located on the sidewall of the die. 如請求項1所述的封裝結構，其中所述至少一條三維列印導線直接設置在所述導線架的頂面、所述黏著劑層的頂面與所述晶粒的頂面上。The package structure of claim 1, wherein the at least one 3D printed wire is directly disposed on the top surface of the lead frame, the top surface of the adhesive layer and the top surface of the die. 如請求項1所述的封裝結構，其中所述載板的材料包括模製化合物。The package structure of claim 1, wherein the material of the carrier includes a molding compound. 如請求項1所述的封裝結構，其中所述導線架的材料包括銅合金或鐵鎳合金。The package structure according to claim 1, wherein the material of the lead frame comprises copper alloy or iron-nickel alloy. 如請求項1所述的封裝結構，其中所述至少一條三維列印導線的材料包括導電墨水。The package structure of claim 1, wherein the material of the at least one three-dimensional printed wire comprises conductive ink. 如請求項1所述的封裝結構，更包括： 包封體，覆蓋所述晶粒、所述三維列印導線與部分所述導線架結構。The packaging structure according to claim 1, further comprising: An encapsulation body covers the die, the three-dimensional printed wires and part of the lead frame structure. 如請求項1所述的封裝結構，其中所述包封體的材料包括模製化合物。The package structure of claim 1, wherein the material of the package includes a molding compound. 一種封裝結構的製造方法，包括： 提供導線架結構，包括： 載板，具有凹槽；以及 導線架，設置在所述載板上； 將黏著劑填入所述凹槽中； 將晶粒放置在所述凹槽中，使得所述黏著劑由所述晶粒的底面與所述載板之間溢出至所述晶粒的側壁與所述載板之間，而形成黏著劑層，其中所述晶粒包括至少一個接墊；以及 使用三維列印製程在所述導線架、所述黏著劑層與所述至少一個接墊上形成至少一條三維列印導線，其中所述至少一條三維列印導線電性連接於所述導線架與所述至少一個接墊之間。A manufacturing method of a package structure, comprising: Leadframe construction available including: a carrier plate having grooves; and a lead frame, arranged on the carrier board; filling the adhesive into the groove; The die is placed in the groove, so that the adhesive overflows from between the bottom surface of the die and the carrier to between the sidewall of the die and the carrier to form an adhesive layer, wherein the die includes at least one pad; and Using a three-dimensional printing process to form at least one three-dimensional printed wire on the lead frame, the adhesive layer and the at least one pad, wherein the at least one three-dimensional printed wire is electrically connected to the lead frame and the at least one pad. between the at least one pad. 如請求項19所述的封裝結構的製造方法，更包括： 形成覆蓋所述晶粒、所述三維列印導線與部分所述導線架結構的包封體。The manufacturing method of the packaging structure according to claim 19, further comprising: An encapsulation body covering the die, the three-dimensional printed wires and part of the lead frame structure is formed.
TW109120435A 2020-06-17 2020-06-17 Package structure and manufacturing method therefore TWI740544B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW109120435A TWI740544B (en) 2020-06-17 2020-06-17 Package structure and manufacturing method therefore

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW109120435A TWI740544B (en) 2020-06-17 2020-06-17 Package structure and manufacturing method therefore

Publications (2)

Publication Number Publication Date
TWI740544B TWI740544B (en) 2021-09-21
TW202201682A true TW202201682A (en) 2022-01-01

Family

ID=78777748

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109120435A TWI740544B (en) 2020-06-17 2020-06-17 Package structure and manufacturing method therefore

Country Status (1)

Country Link
TW (1) TWI740544B (en)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9935028B2 (en) * 2013-03-05 2018-04-03 Global Circuit Innovations Incorporated Method and apparatus for printing integrated circuit bond connections

Also Published As

Publication number Publication date
TWI740544B (en) 2021-09-21

Similar Documents

Publication Publication Date Title
JP6057190B2 (en) Method for manufacturing semiconductor element or package
US6534859B1 (en) Semiconductor package having heat sink attached to pre-molded cavities and method for creating the package
US7410834B2 (en) Method of manufacturing a semiconductor device
TWI495082B (en) Multi-layer semiconductor package
US7439099B1 (en) Thin ball grid array package
US20040195700A1 (en) Multi-chip package combining wire-bonding and flip-chip configuration
US8420452B2 (en) Fabrication method of leadframe-based semiconductor package
US20050218499A1 (en) Method for manufacturing leadless semiconductor packages
US9449903B2 (en) Ball grid array package with improved thermal characteristics
US20090236726A1 (en) Package-on-package semiconductor structure
TWI420630B (en) Semiconductor package structure and semiconductor package process
JPH1167809A (en) Semiconductor device
US20110215454A1 (en) Col package having small chip hidden between leads
CN107393836B (en) Chip packaging method and packaging structure
JP2006505945A (en) Folded flex, wireless bonding, multi-chip power package
US7173341B2 (en) High performance thermally enhanced package and method of fabricating the same
US20040042185A1 (en) Tab package and method for fabricating the same
US20090134504A1 (en) Semiconductor package and packaging method for balancing top and bottom mold flows from window
KR20100069007A (en) Semiconductor package and fabricating method thereof
US20100219524A1 (en) Chip scale package and method of fabricating the same
US8471383B2 (en) Semiconductor package and fabrication method thereof
TWI740544B (en) Package structure and manufacturing method therefore
JPS61137335A (en) Semiconductor device
CN112185903A (en) Electronic package and manufacturing method thereof
US6160311A (en) Enhanced heat dissipating chip scale package method and devices