TW202118074A - A capacitor structure - Google Patents

A capacitor structure Download PDF

Info

Publication number
TW202118074A
TW202118074A TW109121607A TW109121607A TW202118074A TW 202118074 A TW202118074 A TW 202118074A TW 109121607 A TW109121607 A TW 109121607A TW 109121607 A TW109121607 A TW 109121607A TW 202118074 A TW202118074 A TW 202118074A
Authority
TW
Taiwan
Prior art keywords
capacitor
electrodes
electrode
layer
layers
Prior art date
Application number
TW109121607A
Other languages
Chinese (zh)
Other versions
TWI754973B (en
Inventor
馬克思 哈卡莫
湯米 佩卡 塔卡洛
彼得里 克蒂來寧
佩特里 海立厄
塔皮奧 庫伊里
Original Assignee
芬蘭商可爾Hw半導體公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 芬蘭商可爾Hw半導體公司 filed Critical 芬蘭商可爾Hw半導體公司
Publication of TW202118074A publication Critical patent/TW202118074A/en
Application granted granted Critical
Publication of TWI754973B publication Critical patent/TWI754973B/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/86Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/86Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions
    • H01L28/88Electrodes with an enlarged surface, e.g. formed by texturisation having horizontal extensions made by patterning layers, e.g. by etching conductive layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222Capacitive arrangements or effects of, or between wiring layers
    • H01L23/5223Capacitor integral with wiring layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226Via connections in a multilevel interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/90Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/90Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
    • H01L28/91Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/12Supports; Mounting means
    • H01Q1/22Supports; Mounting means by structural association with other equipment or articles
    • H01Q1/2283Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/36Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith
    • H01Q1/38Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith formed by a conductive layer on an insulating support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64Impedance arrangements
    • H01L2223/66High-frequency adaptations
    • H01L2223/6661High-frequency adaptations for passive devices
    • H01L2223/6677High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Ceramic Capacitors (AREA)
  • Waveguide Aerials (AREA)

Abstract

The present invention relates to a capacitor structure implemented as a layered structure comprising a plurality of alternating dielectric and metallization layers, and a method of manufacturing such capacitor structure. The capacitor structure comprises at least one lateral parallel plate capacitor part (LPP part) comprising two first electrodes on two different layers separated by dielectric material of a plurality of said alternating layers, and at least one vertical parallel plate capacitor part (VPP part) comprising two second electrodes each comprising a plurality of superimposed slabs or bars arranged on a plurality of said metallization layers. The at least one LPP part is electrically coupled with the at least one VPP part to form the capacitor structure. A variation in capacitance value of the at least one LPP part due to a variation of thickness of dielectric material is at least partially compensated by an opposite variation in capacitance value of the at least one VPP part.

Description

電容器結構Capacitor structure

本發明係關於一種電容器裝置結構及一種製造此結構之方法。The present invention relates to a capacitor device structure and a method of manufacturing the structure.

圖1a示出具有兩個側向定向的導體板的平行板電容器,該導體板具有導體板長度L,導體板寬度W且兩個板電極(100、102)之間的垂直距離為D。第一板電極(100)與第二板電極(102)之間的間隙填充有介電介質(101),該介電介質具有厚度為D及相對電容率∈r 0 對於真空的電容率為恆定。平行板電容器的電容由以下公式給出:

Figure 02_image001
Figure 1a shows a parallel plate capacitor with two laterally oriented conductor plates with a conductor plate length L, a conductor plate width W and a vertical distance D between the two plate electrodes (100, 102). The gap between the first plate electrode (100) and the second plate electrode (102) is filled with a dielectric medium (101), which has a thickness D and a relative permittivity ∈ r and 0. The permittivity for vacuum is constant . The capacitance of a parallel plate capacitor is given by the following formula:
Figure 02_image001

在半導體工業中,當絕緣體用作介電介質(101)時,通常藉由在兩個扁平金屬板之間置放一個或多個絕緣體材料層來製造此種電容器,且因此通常將其稱為金屬-絕緣體-金屬(MIM)電容器。此類型電容器可被稱為水平電容器或側向電容器,此係因為導體板沿水平方向延伸,該水平方向亦可被視為側向方向。In the semiconductor industry, when an insulator is used as a dielectric medium (101), this type of capacitor is usually manufactured by placing one or more layers of insulator material between two flat metal plates, and therefore it is usually called a metal -Insulator-Metal (MIM) capacitors. This type of capacitor can be called a horizontal capacitor or a lateral capacitor because the conductor plate extends in a horizontal direction, which can also be regarded as a lateral direction.

當板電極(100、102)的尺寸,特別其寬度(W)及長度(L)皆明顯大於距離(D)時,方程式(1)實質上為準確的,此係因為在此狀況下,電場可經假定在板之間的為恆定的,且實際上可忽略任何邊緣場。由於電容與尺寸W及L的成正比,而與D成反比,因此假設W、L及D的絕對容限處於相同的數量級,而W及L皆明顯大於D,從電容容限的觀點來看,最關鍵尺寸顯然為D。圖1b示出圖1a電容器的剖面。板電極(100、102)之間的電通量(103)主要位於板電極(100、102)之間。When the dimensions of the plate electrodes (100, 102), especially their width (W) and length (L) are significantly greater than the distance (D), equation (1) is essentially accurate, because under this condition, the electric field It can be assumed to be constant between the plates, and any fringing fields can be ignored in practice. Since the capacitance is proportional to the size of W and L, and inversely proportional to D, it is assumed that the absolute tolerances of W, L, and D are in the same order of magnitude, and W and L are significantly larger than D. From the point of view of capacitance tolerance , The most critical dimension is obviously D. Fig. 1b shows a cross-section of the capacitor of Fig. 1a. The electric flux (103) between the plate electrodes (100, 102) is mainly located between the plate electrodes (100, 102).

若電容器板的寬度或長度與板之間的距離相比不大,則電容器邊緣周圍的邊緣場(104)對總電容有重大貢獻,且應予以考慮。圖2a中所示出的垂直平行板(VPP)電容器結構就為此狀況。與圖1a的結構相比,該結構以如下方式旋轉:電通量方向已旋轉了90度且在板之間水平延伸,而電容器板(200、202)沿垂直方向延伸。在此特定狀況下,不能認為電容器板的寬度W顯著地大於板(200、202)之間的距離D。對應於(1)的方程式(2)仍可以用於粗略估計電容。

Figure 02_image003
If the width or length of the capacitor plates is not large compared to the distance between the plates, the fringe field (104) around the edge of the capacitor has a significant contribution to the total capacitance and should be considered. This is the case with the vertical parallel plate (VPP) capacitor structure shown in Figure 2a. Compared with the structure of Fig. 1a, the structure is rotated in the following manner: the direction of the electric flux has been rotated by 90 degrees and extends horizontally between the plates, while the capacitor plates (200, 202) extend in the vertical direction. In this particular situation, the width W of the capacitor plates cannot be considered to be significantly greater than the distance D between the plates (200, 202). Equation (2) corresponding to (1) can still be used to roughly estimate capacitance.
Figure 02_image003

圖2b示出圖2a的電容器的剖面。在不完全垂直於板電極(200、202)的平行板電極(200、202)的邊緣處的邊緣電場(104)對總電容具有更顯著的影響。Fig. 2b shows a cross-section of the capacitor of Fig. 2a. The fringe electric field (104) at the edges of the parallel plate electrodes (200, 202) that are not completely perpendicular to the plate electrodes (200, 202) has a more significant effect on the total capacitance.

取決於金屬板電極的形狀與板電極之間的距離,邊緣電容甚至可大於直接電容。在積體電路的典型互連線中,邊緣電容起主導作用,此係因為彼等線通常長而窄。Depending on the shape of the metal plate electrode and the distance between the plate electrode, the fringe capacitance can even be greater than the direct capacitance. In a typical interconnection line of an integrated circuit, fringing capacitance plays a dominant role, because these lines are usually long and narrow.

用於在半導體裝置結構上製造電容器的各種製造方法為已知的,但在諸多狀況下,電容器結構係使用高介電材料(換言之,具有高介電常數的材料,諸如陶瓷、玻璃或藍寶石)製成,以減小電容器的實體大小。此外,氧化矽可用作介電材料。對於高介電材料,我們係指相對電容率至少為4的材料。藉由使用高介電材料,電容器將具有較高電容密度,因此使得較小大小能夠達到所需的電容。因此,半導體裝置可既包含半導體層又包括具有交替的介電層及金屬化層的層狀結構,其中在配置在半導體裝置部分的頂部上的分層介電金屬化結構中包含至少一個電容器結構。在典型裝置中,半導體層位於介電層及金屬化層的下面,此可提供例如電路系統金屬化層中所需的佈線及無源組件包含由介電材料環繞的金屬化圖案。如本領域中已知的,可在半導體層與分層介電金屬化結構之間提供一個或多個中間層。中間層可例如包含多晶矽層及/或氧化矽層。 背景技術的描述Various manufacturing methods for manufacturing capacitors on semiconductor device structures are known, but in many cases, capacitor structures use high dielectric materials (in other words, materials with high dielectric constants, such as ceramics, glass, or sapphire) Made to reduce the physical size of the capacitor. In addition, silicon oxide can be used as a dielectric material. For high dielectric materials, we refer to materials with a relative permittivity of at least 4. By using high-dielectric materials, the capacitor will have a higher capacitance density, so that a smaller size can achieve the required capacitance. Therefore, the semiconductor device may include both a semiconductor layer and a layered structure with alternating dielectric layers and metallization layers, wherein at least one capacitor structure is included in the layered dielectric metallization structure disposed on the top of the semiconductor device portion . In a typical device, the semiconductor layer is located under the dielectric layer and the metallization layer, which can provide wiring and passive components required in the metallization layer of the circuit system including the metallization pattern surrounded by the dielectric material, for example. As is known in the art, one or more intermediate layers may be provided between the semiconductor layer and the layered dielectric metallization structure. The intermediate layer may, for example, include a polysilicon layer and/or a silicon oxide layer. Description of background technology

專利US6690570 B2揭示一種垂直平行板電容器,該電容器由指狀交叉的垂直板電極界定,該板電極由藉由導電通孔彼此耦接的導體層形成。Patent US6690570 B2 discloses a vertical parallel plate capacitor, which is defined by vertical plate electrodes intersecting fingers, and the plate electrodes are formed by conductive layers coupled to each other through conductive vias.

專利US6542351B1揭示一種電容器結構,該電容器結構在第一平面中包含一梳狀結構,其中電極指部以交替的方式在彼此之間延伸,且在至少一個實質上平行於第一平面的額外平面上界定額外電極組。藉由調整不同極性的電極指部在不同層上的置放,減小由於層間介電質厚度的改變所致的電容變化。Patent US6542351B1 discloses a capacitor structure that includes a comb-like structure in a first plane, in which electrode fingers extend between each other in an alternating manner and on at least one additional plane substantially parallel to the first plane Define additional electrode groups. By adjusting the placement of electrode fingers of different polarities on different layers, the capacitance change caused by the change of the interlayer dielectric thickness is reduced.

專利申請US20100123213 A1揭示一種在積體電路中之介電質堆疊中形成的電容器,該積體電路在交替金屬互連層中含有金屬線及金屬板。Patent application US20100123213 A1 discloses a capacitor formed in a dielectric stack in an integrated circuit which contains metal lines and metal plates in alternating metal interconnect layers.

專利US6969680B2揭示一種電容,該電容由基板上的導電帶層及在該帶結構上面及下面的導電板形成,以提供屏蔽。Patent US6969680B2 discloses a capacitor formed by a conductive tape layer on a substrate and conductive plates above and below the tape structure to provide shielding.

當前技術水平的電容器具有相當大的容限,此例如係由於製造過程中層厚度變化所致。Current state-of-the-art capacitors have considerable tolerances, which are caused, for example, by layer thickness changes during the manufacturing process.

電容器消耗的面積為一個主要設計限制。一種改良電容密度的已知方法為例如在上述當前技術水平中使用複數個指狀交叉的電極指部。然而,由於此類型的電容器裝置的製造過程變化,此類型的電容器的電容值容限較大。換言之,電容值的準確性相當差,此在製造用於需要準確電容器值的應用的批量生產裝置中引起挑戰。在無線電裝置中用於天線匹配的晶片天線及電容器為此類應用的典型實例。The area consumed by the capacitor is a major design limitation. A known method for improving the capacitance density is, for example, using a plurality of interdigitated electrode fingers in the above-mentioned state of the art. However, due to changes in the manufacturing process of this type of capacitor device, the capacitance value tolerance of this type of capacitor is relatively large. In other words, the accuracy of the capacitance value is quite poor, which causes challenges in manufacturing mass production devices for applications requiring accurate capacitor values. Chip antennas and capacitors used for antenna matching in radio devices are typical examples of such applications.

在批量生產中,單獨選擇電容器在商業上為不可行的。一種已知解決方案為執行電容器的修整,此在某種程度上較有用,但需要時間及資源,且因此增加成本。因此,需要以成本高效的方式來控制大量電容器裝置中之電容值的變異數。In mass production, it is not commercially feasible to select capacitors individually. One known solution is to perform trimming of the capacitor, which is more useful to some extent, but requires time and resources, and therefore increases the cost. Therefore, it is necessary to control the variation of capacitance in a large number of capacitor devices in a cost-effective manner.

圖3說明具有N個電極指部的垂直電容器結構。每一電極指部與一個或兩個毗鄰電極指部形成電容板對,且藉由將所有毗鄰垂直定向電容器板對組合而達到垂直電容器結構的總電容。在圖3的實例中,例示性配置具有一起形成一個電極的奇數電極指部1、3、5、...以及一起形成另一電極的偶數電極指部2、4、6、...。任何兩個毗鄰電極指部之間的距離D可相等或其可變化。在典型的垂直電容器設計中,電極指部之間的距離D相等。然而,並不需要使距離相等,且現代仿真工具可輕鬆且準確地計算任何種類的電容器結構的標稱電容。Figure 3 illustrates a vertical capacitor structure with N electrode fingers. Each electrode finger portion and one or two adjacent electrode finger portions form a capacitor plate pair, and the total capacitance of the vertical capacitor structure is achieved by combining all adjacent vertically oriented capacitor plate pairs. In the example of FIG. 3, the exemplary configuration has odd-numbered electrode fingers 1, 3, 5, ... which together form one electrode, and even-numbered electrode fingers 2, 4, 6, ... which together form another electrode. The distance D between any two adjacent electrode fingers may be equal or may vary. In a typical vertical capacitor design, the distance D between the electrode fingers is equal. However, it is not necessary to make the distances equal, and modern simulation tools can easily and accurately calculate the nominal capacitance of any kind of capacitor structure.

圖4a說明例示性垂直平行板電容器的金屬化圖案的俯視圖,其中正電極(200)及負電極(202)包含堆疊的指狀交叉金屬電極指部的圖案,該電極指部具有將疊加金屬化層連接在一起的複數個通孔。結構之間的介電材料未示出。圖4b示出相同結構的金屬部分沿著圖4a中所示出的切割線A-A的立體圖。此視圖示出複數個金屬化層(L1、L3、L5、L7、L9)以及在此等金屬化層上形成的平板或條之間的互連通孔(40)。此結構在原理上類似於先前提到的US6690570。例示性裝置的垂直堆疊包含兩個較厚的金屬化層(L7、L9)及三個較薄的金屬化層(L1、L3、L5)。4a illustrates a top view of the metallization pattern of an exemplary vertical parallel plate capacitor, in which the positive electrode (200) and the negative electrode (202) include a pattern of stacked interdigitated metal electrode fingers, the electrode fingers having the overlapped metallization Multiple vias connected by layers. The dielectric material between the structures is not shown. Fig. 4b shows a perspective view of the metal part of the same structure along the cutting line A-A shown in Fig. 4a. This view shows a plurality of metallization layers (L1, L3, L5, L7, L9) and interconnection vias (40) between the plates or bars formed on these metallization layers. This structure is similar in principle to the previously mentioned US6690570. The vertical stack of the exemplary device includes two thicker metallization layers (L7, L9) and three thinner metallization layers (L1, L3, L5).

圖4b中所示出的層結構,其例如對於具有厚金屬選項的射頻積體電路線路後端(RFIC BEOL)金屬化為典型的,其中厚金屬層可用於例如形成低損耗RF線圈或傳輸線。亦存在多個較薄層(L1、L3、L5),用於半導體裝置的的不太關鍵的精細間距佈線及連接。不幸的是,鑒於製造容限,此類層結構不一定為最佳層結構,因為兩個厚的金屬化層(L7、L9)將可能在厚度變化中占主導地位,這有助於增加電容變化。此等特性導致此垂直平行板電容器類型不適用於例如需要精確電容器值的天線及/或天線介面。The layer structure shown in FIG. 4b, for example, is typical for RFIC BEOL metallization with thick metal options, where thick metal layers can be used, for example, to form low-loss RF coils or transmission lines. There are also multiple thinner layers (L1, L3, L5) for less critical fine-pitch wiring and connections for semiconductor devices. Unfortunately, due to manufacturing tolerances, this type of layer structure is not necessarily the best layer structure, because two thick metallization layers (L7, L9) will likely dominate the thickness variation, which helps increase capacitance Variety. These characteristics make this vertical parallel plate capacitor type unsuitable for, for example, antennas and/or antenna interfaces that require precise capacitor values.

一個目的為提供一種電容器結構,該電容器結構不太容易受由於多層結構的材料層的厚度變化所致的電容值變化的影響。本發明的目的藉由如技術方案1的表徵部分的電容器結構及如技術方案9的電子裝置來實現。該目的進一步藉由如技術方案10的製造電容器結構之方法以及如技術方案11的製造電子裝置之方法實現。One object is to provide a capacitor structure that is less susceptible to changes in capacitance due to changes in the thickness of the material layers of the multilayer structure. The purpose of the present invention is achieved by the capacitor structure of the characterizing part of the technical solution 1 and the electronic device of the technical solution 9. This objective is further achieved by the method of manufacturing a capacitor structure as in the technical solution 10 and the method of manufacturing an electronic device as in the technical solution 11.

在從屬技術方案中揭示本發明的較佳具體實例。The preferred specific examples of the present invention are disclosed in the subordinate technical solutions.

本發明基於組合電容器結構的概念,該組合電容器結構具有垂直平行板電容器部分及側向平行板電容器部分兩者。在此組合電容器結構中,由於製造容限,特定而言由於電容器結構的介電層及/或金屬化層的厚度變化的改變所致的垂直及側向部分的電容改變有效地相互抵消。通常,可將金屬化層上的金屬圖案製成諸多形狀,但通常將窄線、平板或條或矩形板用於互連及電容器兩者,且介電材料環繞各別金屬化層上的金屬圖案。在以下描述中使用此等形狀,但不排除其他形狀。The present invention is based on the concept of a combined capacitor structure having both a vertical parallel plate capacitor part and a lateral parallel plate capacitor part. In this combined capacitor structure, due to manufacturing tolerances, specifically due to changes in the thickness of the dielectric layer and/or metallization layer of the capacitor structure, the changes in the vertical and lateral capacitances effectively cancel each other out. Generally, the metal pattern on the metallization layer can be made into many shapes, but usually narrow lines, flat plates or strips or rectangular plates are used for both interconnections and capacitors, and the dielectric material surrounds the metal on the respective metallization layers. pattern. These shapes are used in the following description, but other shapes are not excluded.

根據第一態樣,提供一種電容器結構,其經實施為包含複數個交替的介電層及金屬化層的層狀結構。該電容器結構包含至少一個側向平行板電容器部分(LPP部分),及至少一個垂直平行板電容器部分(VPP部分),該至少一個側向平行板電容器部分(LPP部分)包含兩個第一電極,該兩個第一電極由兩個基本上平行的金屬化圖案形成在由複數個該交替層之介電材料分離的兩個不同層上,該至少一個垂直平行板電容器部分(VPP部分)包含兩個第二電極,每一第二電極包含配置在複數個該金屬化層上的複數個疊加平板或條。該至少一個LPP部分與該至少一個VPP部分電耦接以形成該電容器結構。由於在分離該兩個第一電極的該複數個交替層中之至少一者上的介電材料之一厚度變化所致的該至少一個LPP部分之電容值變化係至少部分地藉由由於該複數個交替層中之相同至少一者之相同厚度變化所致的至少一個VPP部分之相反電容值變化來補償,該厚度變化導致垂直維度上該兩個第一電極之間的距離與標稱值的差,此補償係歸因於相同厚度變化導致垂直維度上該兩個第二電極之寬度與標稱值的差。According to a first aspect, a capacitor structure is provided, which is implemented as a layered structure including a plurality of alternating dielectric layers and metallization layers. The capacitor structure includes at least one lateral parallel plate capacitor portion (LPP portion), and at least one vertical parallel plate capacitor portion (VPP portion), the at least one lateral parallel plate capacitor portion (LPP portion) includes two first electrodes, The two first electrodes are formed by two substantially parallel metallization patterns on two different layers separated by a plurality of alternating layers of dielectric material, and the at least one vertical parallel plate capacitor portion (VPP portion) includes two Second electrodes, each second electrode includes a plurality of superimposed plates or strips arranged on a plurality of the metallization layers. The at least one LPP portion is electrically coupled with the at least one VPP portion to form the capacitor structure. The change in the capacitance of the at least one LPP portion due to the change in the thickness of one of the dielectric materials on at least one of the plurality of alternating layers separating the two first electrodes is at least partially due to the plurality of To compensate for the change in the opposite capacitance of at least one VPP portion caused by the same thickness change of the same at least one of the same alternating layers, the thickness change causes the distance between the two first electrodes in the vertical dimension to be less than the nominal value. The compensation is due to the difference in the width of the two second electrodes in the vertical dimension from the nominal value due to the same thickness change.

根據第二態樣,該至少一個LPP部分及該至少一個VPP部分彼此並聯或串聯電耦接。According to the second aspect, the at least one LPP part and the at least one VPP part are electrically coupled to each other in parallel or in series.

根據第三態樣,電容器結構包含至少兩個LPP部分及至少兩個VPP部分,其中至少一個LPP部分及至少一個VPP部分彼此並聯電耦接,且其中至少另一個LPP部分及至少另一個VPP部分彼此串聯電耦接。According to the third aspect, the capacitor structure includes at least two LPP parts and at least two VPP parts, wherein at least one LPP part and at least one VPP part are electrically coupled to each other in parallel, and wherein at least another LPP part and at least another VPP part are electrically coupled to each other. They are electrically coupled in series.

根據第四態樣,該第二電極兩者包含複數個電極指部,每一電極指部由複數個疊加平板或條形成,兩個第二電極的電極指部與指狀交叉電極指部形成梳狀結構,其中毗鄰電極指部具有交替的極性,及/或該疊加平板或條藉由一個或多個穿過每一介電材料層的導電通孔彼此電連接,該每一介電材料層分離包含該疊加平板或條的兩個毗鄰金屬化層。According to the fourth aspect, both of the second electrodes include a plurality of electrode fingers, each electrode finger is formed by a plurality of superimposed flat plates or strips, and the electrode fingers of the two second electrodes and the interdigital electrode fingers are formed A comb-like structure in which adjacent electrode fingers have alternating polarities, and/or the superimposed plates or strips are electrically connected to each other by one or more conductive vias passing through each dielectric material layer, each dielectric material The layer separation consists of two adjacent metallized layers of the superimposed plate or strip.

根據第五態樣,該兩個第一電極駐留在該電容器結構的金屬化層上,該金屬化層包含該第二電極的頂部及底部平板或條,該頂部及底部平板或條界定該第二電極在垂直維度上之寬度。According to the fifth aspect, the two first electrodes reside on the metallization layer of the capacitor structure, the metallization layer includes the top and bottom plates or strips of the second electrode, and the top and bottom plates or strips define the first The width of the two electrodes in the vertical dimension.

根據第六態樣,該兩個第一電極中之一者駐留在該電容器結構之一層上,該層在垂直維度上在該金屬化層上面,該金屬化層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之寬度的上限,且該兩個第一電極中之另一者駐留在該電容器結構之一層上,該層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之寬度的下限。替代地,該兩個第一電極中之一者駐留在該電容器結構之一層上,該層在垂直維度上在該金屬化層下面,該金屬化層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之該寬度的下限,且該兩個第一電極中之另一者駐留在該電容器結構之一層上,該層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之該寬度的上限。According to the sixth aspect, one of the two first electrodes resides on a layer of the capacitor structure, the layer above the metallization layer in the vertical dimension, the metallization layer including the plate or the second electrode Bar, the plate or bar defines the upper limit of the width of the second electrode in the vertical dimension, and the other of the two first electrodes resides on a layer of the capacitor structure that contains the plate of the second electrode Or a strip, the plate or strip defines the lower limit of the width of the second electrode in the vertical dimension. Alternatively, one of the two first electrodes resides on a layer of the capacitor structure, the layer being below the metallization layer in the vertical dimension, the metallization layer including the plate or strip of the second electrode, the The plate or strip defines the lower limit of the width of the second electrode in the vertical dimension, and the other of the two first electrodes resides on a layer of the capacitor structure that contains the plate or strip of the second electrode , The plate or strip defines the upper limit of the width of the second electrode in the vertical dimension.

根據第七態樣,該兩個第一電極中之一者駐留在該電容器結構之一層上,該層在垂直維度上在該電容器結構的該金屬化層上面,該金屬化層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之寬度的上限,且該兩個第一電極中之另一者駐留在該電容器結構之一層上,該層在垂直維度上在該電容器結構的該金屬化層下面,該金屬化層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之寬度的下限。According to a seventh aspect, one of the two first electrodes resides on a layer of the capacitor structure, which layer is above the metallization layer of the capacitor structure in the vertical dimension, and the metallization layer includes the second A plate or strip of electrodes that defines the upper limit of the width of the second electrode in the vertical dimension, and the other of the two first electrodes resides on a layer of the capacitor structure, the layer in the vertical dimension Above the metallization layer of the capacitor structure, the metallization layer includes a plate or strip of the second electrode, and the plate or strip defines the lower limit of the width of the second electrode in the vertical dimension.

根據第八態樣,該兩個第一電極的毗鄰面之間的垂直距離由界定該兩個第二電極在垂直維度上之寬度的層的厚度界定。According to the eighth aspect, the vertical distance between the adjacent surfaces of the two first electrodes is defined by the thickness of the layer that defines the width of the two second electrodes in the vertical dimension.

根據另一態樣,提供一種電子裝置,該電子裝置包含半導體裝置結構,可選地在該半導體裝置結構之頂部上的一個或多個中間層,以及根據上述態樣中之任何一者的電容器結構,該電容器結構配置在該半導體裝置結構之頂部或該中間層之頂部上。According to another aspect, there is provided an electronic device including a semiconductor device structure, optionally one or more intermediate layers on top of the semiconductor device structure, and a capacitor according to any one of the above aspects Structure, the capacitor structure is arranged on the top of the semiconductor device structure or on the top of the intermediate layer.

根據第一方法態樣,提供一種用於製造電容器結構之方法,其中該電容器結構為包含複數個交替的介電層及金屬化層的層狀結構。According to the first aspect of the method, a method for manufacturing a capacitor structure is provided, wherein the capacitor structure is a layered structure including a plurality of alternating dielectric layers and metallization layers.

該方法包含:在製造過程期間,藉由在電容器結構的兩個不同層上形成兩個基本上平行的金屬化圖案來產生包含兩個第一電極的至少一個側向平行板電容器部分(LPP部分),其中該兩個第一電極藉由複數個該交替層的介電材料分離,及藉由在複數個該金屬化層上形成複數個疊加平板或條來產生包含兩個第二電極的至少一個垂直平行板電容器部分(VPP部分),及電耦接該至少一個LPP部分與至少一個VPP部分以形成電容器結構。由於在分離該兩個第一電極的該複數個交替層中之至少一者上的介電材料之一厚度變化所致的該至少一個LPP部分之電容值變化係至少部分地藉由由於該複數個交替層中之相同至少一者之相同厚度變化所致的至少一個VPP部分之相反電容值變化來補償,該厚度變化導致垂直維度上該兩個第一電極之間的距離與標稱值的差,此補償係歸因於相同厚度變化導致垂直維度上該兩個第二電極之寬度與標稱值的差。The method includes: during the manufacturing process, generating at least one lateral parallel plate capacitor portion (LPP portion) including two first electrodes by forming two substantially parallel metallization patterns on two different layers of the capacitor structure ), wherein the two first electrodes are separated by a plurality of the alternating layers of dielectric materials, and a plurality of superimposed plates or strips are formed on the plurality of the metallization layers to produce at least two second electrodes A vertical parallel plate capacitor part (VPP part), and electrically coupling the at least one LPP part and the at least one VPP part to form a capacitor structure. The change in the capacitance of the at least one LPP portion due to the change in the thickness of one of the dielectric materials on at least one of the plurality of alternating layers separating the two first electrodes is at least partially due to the plurality of To compensate for the change in the opposite capacitance of at least one VPP portion caused by the same thickness change of the same at least one of the same alternating layers, the thickness change causes the distance between the two first electrodes in the vertical dimension to be less than the nominal value. The compensation is due to the difference in the width of the two second electrodes in the vertical dimension from the nominal value due to the same thickness change.

根據另一方法態樣,提供一種用於製造電子裝置之方法,該方法包含製造半導體裝置結構,視情況在半導體裝置結構之頂部製造一個或多個中間層,以及在半導體裝置結構之頂部或在該一個或多個中間層之頂部上,使用根據第一方法態樣之方法,製造根據第一至第八態樣中任一項之電容器結構。According to another aspect of the method, a method for manufacturing an electronic device is provided. The method includes manufacturing a semiconductor device structure, optionally manufacturing one or more intermediate layers on top of the semiconductor device structure, and either on top of the semiconductor device structure or on top of the semiconductor device structure. On the top of the one or more intermediate layers, the capacitor structure according to any one of the first to eighth aspects is manufactured using the method according to the first aspect.

可藉由具有不同金屬圖案的各種方式來實施本發明的概念。然而,必須的是,電容器結構具有以下兩者:a)電容隨電容器結構的層厚度而增加的部分,以及b)電容隨電容器結構的層厚度而減小的部分,且此等部分上之層厚度至少部分地,較佳地主要由相同的層界定。此使得能夠補償由於層厚度變化所致的電容器結構的總電容的變異數。理想地,此補償將覆蓋電容器結構的所有所使用層及所有部分,但在典型狀況下,補償方案中不可能包括所有層的變化。舉例而言,在用於產生電容器結構的製造過程中可能存在限制。然而,即使部分補償減小電容變化。The concept of the present invention can be implemented in various ways with different metal patterns. However, it is necessary that the capacitor structure has both of the following: a) the part where the capacitance increases with the layer thickness of the capacitor structure, and b) the part where the capacitance decreases with the layer thickness of the capacitor structure, and the layers on these parts The thickness is at least partially, preferably mainly defined by the same layer. This makes it possible to compensate for the variation of the total capacitance of the capacitor structure due to the variation of the layer thickness. Ideally, this compensation will cover all used layers and all parts of the capacitor structure, but under typical conditions, it is impossible to include all layer changes in the compensation scheme. For example, there may be limitations in the manufacturing process used to create the capacitor structure. However, even partial compensation reduces capacitance changes.

在電容器設計中考慮邊緣電容的影響,以使得電容器結構的電容的變異數保持在所要容限範圍內。現代設計工具可藉由例如準確模擬來考慮邊緣電容。Consider the influence of fringe capacitance in the capacitor design to keep the capacitance variation of the capacitor structure within the required tolerance range. Modern design tools can consider fringe capacitance by, for example, accurate simulation.

本發明具有改良根據本發明的電容器結構的電容容限的優點。換言之,具有本發明的電容器結構的電容器的電容值為準確的,而無需單獨選擇或修整。本發明的電容器結構有利地補償由於製造容限所致的層厚度變化對電容值的影響,從而減小了電容變化。The present invention has the advantage of improving the capacitance tolerance of the capacitor structure according to the present invention. In other words, the capacitance value of the capacitor having the capacitor structure of the present invention is accurate, and does not need to be individually selected or trimmed. The capacitor structure of the present invention advantageously compensates for the influence of the layer thickness variation caused by the manufacturing tolerance on the capacitance value, thereby reducing the capacitance variation.

術語變化及改變係指物理量的值與其標稱值不同的情況。例如,由於製造容限導致的層厚度的變化或改變意味著最終產品中之層厚度與設計中用於達到相關聯物理量的所需特性的標稱值不同。相似地,由於各層的厚度變化所致的電容值變化或改變意味著,若所有層皆具有其在設計電容器時所使用的標稱厚度,則該電容值與將要達到的標稱值不同。The term change and change refers to the situation where the value of a physical quantity is different from its nominal value. For example, a change or change in layer thickness due to manufacturing tolerances means that the layer thickness in the final product is different from the nominal value used in the design to achieve the required characteristics of the associated physical quantity. Similarly, the change or change of the capacitance value due to the thickness change of each layer means that if all the layers have the nominal thickness used when designing the capacitor, the capacitance value is different from the nominal value to be achieved.

如所屬技術領域中已知的,金屬介電裝置典型地被製造成層。在層狀結構中,術語「側向」及「水平」通常用於指代沿著材料層延伸的結構或場,例如電場。可將側向結構配置在其他側向層之間,或其可沿著層狀結構的側向表面延伸。對應地,術語「垂直」用於指代在垂直於側向層的方向上延伸的結構或場。在層狀結構中,垂直結構包含配置在複數個疊加材料層處的部分,且因此垂直結構在複數個材料層上方延伸。垂直結構可垂直穿過複數個材料層中之至少一些或在其之間穿過,且在任何中間層上可存在如同通孔的連接部分。垂直結構可包含在不同材料層上的幾個疊加部分。因此,側向結構及垂直結構具有基本上90度的轉置。同樣地,側向場和垂直場具有基本上90度的轉置。As known in the art, metal dielectric devices are typically manufactured in layers. In layered structures, the terms "lateral" and "horizontal" are generally used to refer to structures or fields extending along the material layer, such as electric fields. The lateral structure may be arranged between other lateral layers, or it may extend along the lateral surface of the layered structure. Correspondingly, the term "vertical" is used to refer to a structure or field extending in a direction perpendicular to the lateral layer. In the layered structure, the vertical structure includes a portion arranged at a plurality of superimposed material layers, and therefore the vertical structure extends above the plurality of material layers. The vertical structure may vertically pass through at least some of the plurality of material layers or between them, and there may be connecting portions like through holes on any intermediate layer. The vertical structure may consist of several superimposed parts on different material layers. Therefore, the lateral structure and the vertical structure have a substantially 90 degree transposition. Likewise, the lateral field and the vertical field have a substantially 90 degree transposition.

兩個毗鄰垂直結構可用於產生側向電容,其中可在兩個垂直結構之間產生側向電場。疊加在兩個不同的、垂直分離的層上的兩個側向金屬圖案產生垂直電容,其中在兩個側向金屬圖案之間可能產生垂直電場。為了實現本發明的益處,有利的是使層的數目最大化,此皆影響垂直平行板電容器部分的側向電容及側向平行板電容器部分的垂直電容。Two adjacent vertical structures can be used to generate lateral capacitance, where a lateral electric field can be generated between the two vertical structures. Two lateral metal patterns superimposed on two different, vertically separated layers create a vertical capacitance, where a vertical electric field may be generated between the two lateral metal patterns. In order to realize the benefits of the present invention, it is advantageous to maximize the number of layers, which both affect the lateral capacitance of the vertical parallel plate capacitor portion and the vertical capacitance of the lateral parallel plate capacitor portion.

術語側向平行板電容器部分(LPP部分)係指平行板電容器類型的電容器部分,且包含兩個側向平行板電極,且術語垂直平行板電容器部分(VPP部分)係指為平行板類型的電容器部分,且其可包含兩個垂直平行板電極或多於兩個指狀交叉的垂直平行板電極指部,其可簡稱為垂直電極指部。垂直平行板電極及垂直電極指部典型地包含複數個疊加金屬化平板或條,但甚至可形成在單個金屬化層上。The term lateral parallel plate capacitor part (LPP part) refers to a capacitor part of the parallel plate capacitor type and contains two lateral parallel plate electrodes, and the term vertical parallel plate capacitor part (VPP part) refers to a parallel plate type capacitor Part, and it may include two vertical parallel plate electrodes or more than two vertical parallel plate electrode fingers intersecting with fingers, which may be simply referred to as vertical electrode fingers. The vertical parallel plate electrodes and the vertical electrode fingers typically include a plurality of superimposed metalized flat plates or strips, but can even be formed on a single metalized layer.

在下文中,將藉助於圖5至圖9來解釋具體實例的一些基本性質及原理。圖式未按比例繪製,且側向及垂直維度上使用的比例可能會有所不同。此外,儘管電容器結構的各層在垂直方向上經示出為具有大致相等的厚度,但具體實例不限於該結構中之任何特定數目的層,亦不限於具有相等厚層的結構,而是該原理適用於任何數目個複數個層及層厚度的任何組合,如通圖4b中所示出者。水平虛線表示介電層及金屬化層的極限。Hereinafter, some basic properties and principles of specific examples will be explained with the help of FIGS. 5 to 9. The figures are not drawn to scale, and the scales used in the lateral and vertical dimensions may be different. In addition, although the layers of the capacitor structure are shown to have substantially equal thickness in the vertical direction, the specific example is not limited to any specific number of layers in the structure, nor is it limited to the structure with equal thick layers, but the principle It is applicable to any number of multiple layers and any combination of layer thicknesses, as shown in Figure 4b. The horizontal dashed line indicates the limit of the dielectric layer and the metallization layer.

圖5說明根據第一具體實例的具有VPP部分及LPP部分的電容器結構的剖面。電容器裝置包含複數個層(L0、L1、L2、...、L6)。儘管該實例示出七層,但任何數目個層皆適用。特定而言,可應用多於七個層。LPP部分的金屬化電極板(100、102)及VPP部分的電極的金屬化平板或條(200a至200c、202a至202c)配置在奇數層L1、L3及L5上,此等層可通常被稱為金屬化層。金屬圖案由金屬化層上之介電材料環繞。偶數編號的層L0、L2、L4、L6可被稱為介電層,此係因為此等層主要包含非導電介電材料,諸如玻璃、陶瓷、藍寶石或氧化物材料。FIG. 5 illustrates a cross-section of a capacitor structure having a VPP portion and an LPP portion according to the first specific example. The capacitor device includes a plurality of layers (L0, L1, L2, ..., L6). Although this example shows seven layers, any number of layers is applicable. Specifically, more than seven layers can be applied. The metalized electrode plates (100, 102) of the LPP part and the metalized plates or strips of the electrodes of the VPP part (200a to 200c, 202a to 202c) are arranged on the odd-numbered layers L1, L3, and L5. These layers can usually be called For the metallization layer. The metal pattern is surrounded by the dielectric material on the metallization layer. The even-numbered layers L0, L2, L4, L6 can be referred to as dielectric layers because these layers mainly contain non-conductive dielectric materials, such as glass, ceramic, sapphire or oxide materials.

在第一具體實例中,VPP部分的疊加平板或條藉由一個或多個延伸穿過兩個金屬化層之間的中間介電層的金屬化通孔(40)彼此耦接。平板或條之間的通孔(40)的形狀、大小、數目及位置為設計選項。In the first specific example, the superimposed plates or strips of the VPP portion are coupled to each other by one or more metallized vias (40) extending through the intermediate dielectric layer between the two metallized layers. The shape, size, number and position of the through holes (40) between the plates or bars are design options.

在以下具體實例中,將分別使用參考符號LD及VD來指代電極之間的距離(D),參考符號LW及VW來指代電極的寬度(W),且參考符號LL及VL來指代LPP部分及VPP部分的長度。In the following specific examples, the reference symbols LD and VD will be used to refer to the distance between the electrodes (D), the reference symbols LW and VW to refer to the electrode width (W), and the reference symbols LL and VL to refer to The length of the LPP part and the VPP part.

在第一具體實例中,LPP部分的正板電極(100)與負板電極(102)之間的距離LD由板電極之間的三層(L2、L3、L4)的厚度界定。若此等中間層中之一者或多者比預期厚,則LPP部分的側板電極(100、102)之間的距離(LD)將增加,此將降低根據方程式(1)達到的電容。另一方面,此等中間層(L2至L4)中之一者或多者的厚度的相同增加亦增加VPP部分的寬度(VW),此有效地增加VPP部分的電極的面積,且因此增加VPP部分的電容值。In the first specific example, the distance LD between the positive plate electrode (100) and the negative plate electrode (102) of the LPP part is defined by the thickness of the three layers (L2, L3, L4) between the plate electrodes. If one or more of these intermediate layers are thicker than expected, the distance (LD) between the side plate electrodes (100, 102) of the LPP portion will increase, which will reduce the capacitance achieved according to equation (1). On the other hand, the same increase in the thickness of one or more of these intermediate layers (L2 to L4) also increases the width (VW) of the VPP portion, which effectively increases the electrode area of the VPP portion, and therefore increases the VPP Part of the capacitance value.

藉由適當地確定尺寸並組合LPP部分及VPP部分,電容值的此等改變至少補償彼此的主要份額。由於各層的厚度變化所致的電容值變化將影響兩個電容器部分的電容,但方向相反。LPP部分及VPP部分的標稱電容值可經設計滿足所需總電容值、可用面積以及考慮邊緣電容效應的要求。標稱電容值指代藉由兩個電容器部分的金屬化部分的標稱層厚度及標稱側向尺寸達到的電容值。By appropriately sizing and combining the LPP part and the VPP part, these changes in capacitance values at least compensate for each other's main share. The change in capacitance due to the change in the thickness of each layer will affect the capacitance of the two capacitor parts, but in opposite directions. The nominal capacitance value of the LPP part and the VPP part can be designed to meet the requirements of the required total capacitance value, usable area, and consideration of fringe capacitance effects. The nominal capacitance value refers to the capacitance value achieved by the nominal layer thickness and the nominal lateral dimension of the metallized part of the two capacitor parts.

在第一具體實例中,LPP部分的電極所駐留的金屬化層L1及L5的厚度變化對LPP部分的電容沒有任何主要影響,但將對VPP部分的電容有影響。儘管不能補償層L1及L5的厚度變化的影響,但此配置能夠補償電容變化,此在一些應用中為足夠的。In the first specific example, the thickness changes of the metallization layers L1 and L5 where the electrodes of the LPP part reside have no major influence on the capacitance of the LPP part, but will have an influence on the capacitance of the VPP part. Although the influence of the thickness variation of the layers L1 and L5 cannot be compensated, this configuration can compensate for the capacitance variation, which is sufficient in some applications.

為了利用補償效果,VPP部分及LPP部分應彼此電組合,以使得基於VPP部分及LPP部分兩者的電容來定義電容器結構的可達到的總電容值。為了使可達到的電容值最大化,因此使可達到的電容密度最大化,將兩個電容器部分並聯耦接為有益的。然而,若LPP部分及VPP部分串聯耦接,則應用補償電容改變的相同基本原理。In order to take advantage of the compensation effect, the VPP part and the LPP part should be electrically combined with each other, so that the achievable total capacitance value of the capacitor structure is defined based on the capacitance of both the VPP part and the LPP part. In order to maximize the achievable capacitance value, and therefore the achievable capacitance density, it is beneficial to couple the two capacitor parts in parallel. However, if the LPP part and the VPP part are coupled in series, the same basic principle of the compensation capacitance change is applied.

LPP部分的電極之間的層中的層厚度的改變Δt所致的電容改變可如下數學地表達。VPP部分的電容的改變ΔCvert 可用函數來表達:

Figure 02_image005
The change in capacitance caused by the change Δt in the layer thickness in the layer between the electrodes of the LPP portion can be expressed mathematically as follows. The change of the capacitance of the VPP part ΔC vert can be expressed by a function:
Figure 02_image005

由於層厚度的相同改變Δt所致的LPP部分的電容的改變可用函數表達:

Figure 02_image007
The change in the capacitance of the LPP part due to the same change in layer thickness Δt can be expressed as a function:
Figure 02_image007

當LPP部分及VPP部分並聯連接時,距離LD的改變Δt以及因此總電容上的寬度VW的改變的大致影響可因此用函數表達:

Figure 02_image009
When the LPP part and the VPP part are connected in parallel, the approximate effect of the change of the distance LD and therefore the change of the width VW on the total capacitance can be expressed as a function:
Figure 02_image009

此簡化方程式沒有考慮邊緣電容的任何改變。在串聯耦接電容器部分的狀況下,距離LD及寬度VW的改變Δt對總電容的組合影響可因此用函數表達:

Figure 02_image011
(6)This simplified equation does not consider any changes in fringe capacitance. Under the condition that the capacitor part is coupled in series, the combined effect of the change of the distance LD and the width VW Δt on the total capacitance can be expressed as a function:
Figure 02_image011
(6)

圖6說明根據第二具體實例的具有VPP部分及LPP部分的電容器結構的示意性剖面,該電容器結構與第一具體實例的不同之處在於,在VPP部分的平板或條(200a至200c、202a至202c)之間無任何通孔。VPP部分中之電場的大部分將發生在駐留於同一層上的毗鄰平板或條(即,200a與202a、200b與202b以及200c與202c)之間。LPP部分的電極之間的一個或多個中間層(L2至L4)的厚度改變會改變板電極(100、102)之間的距離(LD)將導致VPP部分的有效寬度(VW)發生類似改變,類似於第一具體實例。為了實施具有兩個電極的單個VPP部分,每一電極的條及平板(200a、200b、200c;202a、202b、202c)將相互電連接(未示出)。此相互連接可在平板或條的任何部分中建立,例如在一端處或其附近。儘管疊加的平板或條(200a、200b、200c;202a、202b、202c)在其大部分長度處藉由介電層電隔離,但其因此經電耦接以形成VPP部分的兩個電極,且因此可認為係垂直平行板電容器類型的變化,且因此可被稱為VPP部分。相互耦接的疊加平板或條(200a、200b、200c;202a、202b、202c)因此可被認為形成其中具有孔的垂直平面電極。每一疊加條或平板具有相同的電位,且在一個垂直平面的疊加平板條與毗鄰垂直平面處的平板或條之間形成電場。與第一具體實例相比,此類型或配置將具有更大的邊緣場效應。在此狀況下,VPP部分的電容基於毗鄰平板或條的相對面之間的兩個側向電場以及平板或條的顯露邊緣的邊緣場。在裝置的設計中可考慮邊緣電容的影響,以使得可實施層厚度的改變的補償。與邊緣電容有關的設計問題並非本發明的重點,且因此此處不進行詳細論述,但其以及考慮邊緣電容的電容器的設計方法為所屬技術領域中具有通常知識者眾所周知的。用此類型的電極達到的總電容要比用實心板電極達到的總電容稍小。6 illustrates a schematic cross-section of a capacitor structure having a VPP portion and an LPP portion according to a second specific example. The difference between the capacitor structure and the first specific example lies in the fact that the plates or strips (200a to 200c, 202a) of the VPP portion There is no through hole between 202c). The majority of the electric field in the VPP section will occur between adjacent plates or bars residing on the same layer (ie, 200a and 202a, 200b and 202b, and 200c and 202c). Changes in the thickness of one or more intermediate layers (L2 to L4) between the electrodes of the LPP part will change the distance (LD) between the plate electrodes (100, 102) and will result in a similar change in the effective width (VW) of the VPP part , Similar to the first specific example. In order to implement a single VPP section with two electrodes, the strips and plates (200a, 200b, 200c; 202a, 202b, 202c) of each electrode will be electrically connected to each other (not shown). This interconnection can be established in any part of the plate or strip, for example at or near one end. Although the superimposed plates or strips (200a, 200b, 200c; 202a, 202b, 202c) are electrically isolated by a dielectric layer at most of their length, they are therefore electrically coupled to form the two electrodes of the VPP portion, and It can therefore be considered a change in the type of vertical parallel plate capacitors, and can therefore be referred to as a VPP part. The superimposed flat plates or strips (200a, 200b, 200c; 202a, 202b, 202c) coupled to each other can therefore be considered to form vertical planar electrodes with holes in them. Each superimposed strip or flat plate has the same potential, and an electric field is formed between the superimposed flat strip in a vertical plane and the flat or strip adjacent to the vertical plane. Compared with the first specific example, this type or configuration will have a greater fringe field effect. In this case, the capacitance of the VPP part is based on the two lateral electric fields between the opposite faces of the adjacent plate or strip and the fringe field of the exposed edge of the plate or strip. The influence of fringe capacitance can be considered in the design of the device, so that compensation for changes in layer thickness can be implemented. The design problem related to the fringe capacitance is not the focus of the present invention, and therefore will not be discussed in detail here, but it and the design method of the capacitor considering the fringe capacitance are well-known to those with ordinary knowledge in the art. The total capacitance achieved with this type of electrode is slightly smaller than that achieved with solid plate electrodes.

圖7說明根據第三具體實例的具有VPP部分及LPP部分的電容器結構的示意性剖面。與第一具體實例相比,VPP部分現在具有多於兩個的垂直電極指部,其可經配置為指狀交叉電極指部,例如呈如圖4a中所示出的具有交替極性的配置。儘管在此說明中示出四個垂直電極指部,但根據設計,可應用任何數目個垂直電極指部。如圖7以及圖4a及圖4b中所說明的指狀交叉VPP部分結構在此技術中通常被稱為VPP電容器,且在本申請案的上下文中被稱為垂直平行板電容器部分(VPP部分)。不同對的毗鄰電極指部之間的距離VD可相等,但其亦可根據設計而變化。為了實施單個VPP部分,電極指部可例如僅在一端處或在其附近相互連接。根據另一替代方案,亦可以實施第三具體實例,而在VPP部分的電極指部的平板或條之間無複數個通孔(40),如關於圖6所解釋。為了實實施單個VPP部分,將條及平板(200a、200b、200c;202a、202b、202c)電耦接以形成VPP部分的兩個電極。FIG. 7 illustrates a schematic cross-section of a capacitor structure having a VPP portion and an LPP portion according to a third specific example. Compared with the first specific example, the VPP portion now has more than two vertical electrode fingers, which can be configured as interdigitated electrode fingers, for example in a configuration with alternating polarities as shown in FIG. 4a. Although four vertical electrode fingers are shown in this description, any number of vertical electrode fingers may be applied depending on the design. The interdigitated VPP part structure as illustrated in Fig. 7 and Figs. 4a and 4b is generally referred to as a VPP capacitor in this technology, and is referred to as a vertical parallel plate capacitor part (VPP part) in the context of this application. . The distance VD between the adjacent electrode fingers of different pairs can be equal, but it can also be changed according to the design. In order to implement a single VPP part, the electrode fingers may be connected to each other only at or near one end, for example. According to another alternative, the third specific example can also be implemented without a plurality of through holes (40) between the plates or strips of the electrode fingers of the VPP part, as explained in relation to FIG. 6. In order to implement a single VPP section, the strips and plates (200a, 200b, 200c; 202a, 202b, 202c) are electrically coupled to form two electrodes of the VPP section.

圖8說明根據第四具體實例的具有VPP部分及LPP部分的電容器結構的簡化示意性剖面。在此具體實例中,若與第三具體實例相比,則VPP部分可基本上保持不改變,且根據設計可應用任何數目個垂直電極指部。如在第一及第二具體實例中所示出,此具體實例的設計選項亦包含梳狀配置的任何數目個指狀交叉垂直電極指部或僅兩個垂直板電極。LPP部分的一個板電極(100)配置在介電層L6上。在一些當前可用的專有製造過程中可使用此類型金屬圖案配置。此外,若製造過程能夠在主要介電層上形成此類金屬化結構,則配置在介電層上的LPP部分的電極的厚度可小於各別介電層的厚度。若各別金屬化層(L5)的厚度由於製造過程而變化,則此將影響LPP部分的板電極(100、102)之間的距離(LD)以及VPP部分的電極的寬度(VW)。因此,除了第一到第三具體實例中之補償方案中包括的層L2至L4的改變之外,層L5的厚度改變的影響亦將影響物理量度,且因此影響LPP電容器部分及VPP電容器部分兩者的電容值,但在相反方向上。因此,此具體實例在整體電容補償方案中包括額外層(L5),與先前提出的具體實例相比,其進一步改良補償能力。此具體實例的另一變型採用關於圖6的VPP部分所揭示的原理,而無耦接平板或條的複數個通孔(40)。FIG. 8 illustrates a simplified schematic cross-section of a capacitor structure having a VPP portion and an LPP portion according to a fourth specific example. In this specific example, if compared with the third specific example, the VPP portion can remain basically unchanged, and any number of vertical electrode fingers can be applied according to the design. As shown in the first and second specific examples, the design options of this specific example also include any number of interdigitated vertical electrode fingers in a comb-like configuration or only two vertical plate electrodes. A plate electrode (100) of the LPP part is arranged on the dielectric layer L6. This type of metal pattern configuration can be used in some currently available proprietary manufacturing processes. In addition, if the manufacturing process can form such a metallization structure on the main dielectric layer, the thickness of the electrode of the LPP portion disposed on the dielectric layer can be less than the thickness of the respective dielectric layer. If the thickness of each metallization layer (L5) changes due to the manufacturing process, this will affect the distance (LD) between the plate electrodes (100, 102) of the LPP part and the electrode width (VW) of the VPP part. Therefore, in addition to the changes in the layers L2 to L4 included in the compensation schemes in the first to third specific examples, the influence of the change in the thickness of the layer L5 will also affect the physical measurement, and therefore affect both the LPP capacitor part and the VPP capacitor part. The capacitance value of the other, but in the opposite direction. Therefore, this specific example includes an additional layer (L5) in the overall capacitance compensation scheme, which further improves the compensation capability compared to the previously proposed specific example. Another variation of this specific example adopts the principle disclosed in the VPP part of FIG. 6 without a plurality of through holes (40) coupled to a flat plate or a strip.

圖9說明根據第五具體實例的具有VPP部分及LPP部分的電容器結構的簡化示意性剖面。與第四具體實例相比,LPP部分的第二板電極(102)配置在底部介電層(L0)上。可在一些當前或將來的專有製造過程中實現此類型的金屬化圖案配置。若金屬化層L1的厚度由於製造過程而變化,則此將額外影響LPP部分的兩個板電極(100、102)之間的距離(LD)以及VPP部分的電極的寬度(VW)兩者。因此,除了層L2至L4的改變之外,層L1及L5兩者的厚度改變的影響現在亦將影響LPP部分及VPP部分兩者,但在相反方向上。因此,此具體實例包括所有可能層(L1至L5),當此等層的厚度由於製造容限而變化時,在此組態中該層可能對整體電容補償方案有影響。換言之,LPP部分的電極之間的距離LD等於VPP部分的電極的寬度VW,且由於一個或多個層的厚度的改變而所致的距離(LD)及寬度(VW)的任何改變亦相等。因此,在方程式(3)至(6)中,可在此狀況下假定Δt = ΔLD = ΔVW,換言之,Δt包括界定VPP部分的寬度VW的所有層的厚度變化。與第一至第四具體實例相比,由於LPP部分的兩個板電極(100、102)彼此進一步遠離,所以LPP部分的電容稍低。此改變可例如藉由稍微增加LPP部分的板電極(100、102)的側向面積來補償。FIG. 9 illustrates a simplified schematic cross-section of a capacitor structure having a VPP portion and an LPP portion according to a fifth specific example. Compared with the fourth specific example, the second plate electrode (102) of the LPP part is arranged on the bottom dielectric layer (L0). This type of metallization pattern configuration can be implemented in some current or future proprietary manufacturing processes. If the thickness of the metallization layer L1 changes due to the manufacturing process, this will additionally affect both the distance (LD) between the two plate electrodes (100, 102) of the LPP part and the width (VW) of the electrode of the VPP part. Therefore, in addition to the changes in the layers L2 to L4, the effect of the changes in the thickness of both layers L1 and L5 will now also affect both the LPP portion and the VPP portion, but in the opposite direction. Therefore, this specific example includes all possible layers (L1 to L5). When the thickness of these layers varies due to manufacturing tolerances, this layer may have an impact on the overall capacitance compensation scheme in this configuration. In other words, the distance LD between the electrodes of the LPP portion is equal to the width VW of the electrodes of the VPP portion, and any changes in the distance (LD) and width (VW) due to changes in the thickness of one or more layers are also equal. Therefore, in equations (3) to (6), it can be assumed that Δt = ΔLD = ΔVW in this situation, in other words, Δt includes thickness variations of all layers defining the width VW of the VPP portion. Compared with the first to fourth specific examples, since the two plate electrodes (100, 102) of the LPP portion are further away from each other, the capacitance of the LPP portion is slightly lower. This change can be compensated by, for example, slightly increasing the lateral area of the plate electrodes (100, 102) of the LPP portion.

在圖5至圖9中所示出的所有具體實例中,LPP部分及VPP部分的電極較佳地側向配置在實質上不同的區域上,以使得其不相互重疊。替代地,LPP部分及VPP部分的側向維度可能會一些重疊,例如,藉由將LPP部分及VPP部分配置成L及/或T形狀,其中VPP部分的板電極形成T形狀或L形狀的桿且LPP部分的板電極形成臂或支腿,如在優先權申請案PCT/FI2019/050513中所揭示。在此狀況下,LPP部分及VPP部分有效地並聯電耦接。更進一步,LPP部分及VPP部分在側向維度上的重疊可例如使用修改的L形及/或T形來實施,其中桿未附接至臂或支腿。此配置允許LPP部分及VPP部分的並行及串行耦接兩者。In all the specific examples shown in FIGS. 5 to 9, the electrodes of the LPP part and the VPP part are preferably arranged laterally on substantially different regions so that they do not overlap with each other. Alternatively, the lateral dimensions of the LPP part and the VPP part may overlap, for example, by configuring the LPP part and the VPP part into an L and/or T shape, wherein the plate electrode of the VPP part forms a T-shaped or L-shaped rod And the plate electrodes of the LPP part form arms or legs, as disclosed in the priority application PCT/FI2019/050513. In this situation, the LPP part and the VPP part are effectively electrically coupled in parallel. Furthermore, the overlap of the LPP portion and the VPP portion in the lateral dimension can be implemented, for example, using a modified L-shape and/or T-shape, where the rod is not attached to the arm or leg. This configuration allows both parallel and serial coupling of the LPP part and the VPP part.

圖10示意性地說明複數個LPP部分及VPP部分之間的相互耦接。在此狀況下,電容器結構的總電容係藉由組合所有組合電容器部分來達到的,每一電容器部分為此等類型中之任一者,且其中每一VPP部分與LPP部分並聯或串聯耦接,且反之亦然。此實例包含兩個VPP部分(Cvert1、Cvert2)及兩個LPP部分(Clat1、Cvlat2),但可應用任何數目個VPP部分及LPP部分。Fig. 10 schematically illustrates the mutual coupling between a plurality of LPP parts and VPP parts. In this situation, the total capacitance of the capacitor structure is achieved by combining all the combined capacitor parts, each capacitor part is any of this type, and each VPP part is coupled in parallel or in series with the LPP part , And vice versa. This example includes two VPP parts (Cvert1, Cvert2) and two LPP parts (Clat1, Cvlat2), but any number of VPP parts and LPP parts can be applied.

藉由在同一電容器結構中利用並聯及串聯耦接的LPP部分及VPP部分兩者,可進一步改良電容器結構的電容準確性,換言之,由於層厚度變化而所致的電容值的變異數的補償。當LPP部分及VPP部分串聯耦接時,藉由LPP部分及VPP部分的串聯耦接達到補償後的剩餘電容變化具有與藉由LPP部分及VPP部分並聯耦接達到補償後的剩餘電容變化相反的極性。藉由在同一電容器結構中利用並聯及串聯耦接使能補償,可因此進一步減少電容值的剩餘未補償變化。藉由使用單個一對LPP部分及VPP部分的並行或串行耦接,可藉由顯著降低電容值與標稱電容值的變化來增加電容值的準確性。藉由在同一電容器結構中包括串聯耦接及並聯耦接的LPP部分及VPP部分,可進一步增加電容值的所達到準確性。當所有影響LPP部分及VPP部分的電容值的層皆包括在補償方案中時,可達到最佳補償效果。補償方案中未包括的VPP部分的層可能為電容值變化的主要因素。當設計意欲具有準確的電容值的電容器結構時,亦需要考慮其他類型的製造容限,例如,金屬化圖案的側向尺寸的不準確性。可藉由選擇距離VD,換言之,毗鄰垂直板電極或電極指部之間的距離,來控制根據本發明的電容器結構的側向尺寸的不準確性的顯著份額。By using both the LPP part and the VPP part coupled in parallel and in series in the same capacitor structure, the capacitance accuracy of the capacitor structure can be further improved, in other words, the compensation of the variation of the capacitance value due to the change of the layer thickness. When the LPP part and the VPP part are coupled in series, the residual capacitance change after compensation by the series coupling of the LPP part and the VPP part is opposite to the residual capacitance change after compensation by the parallel coupling of the LPP part and the VPP part polarity. By using parallel and series coupling to enable compensation in the same capacitor structure, the remaining uncompensated variation of the capacitance value can thus be further reduced. By using a single pair of parallel or serial coupling of the LPP part and the VPP part, the accuracy of the capacitance value can be increased by significantly reducing the variation of the capacitance value and the nominal capacitance value. By including the LPP part and the VPP part coupled in series and in parallel in the same capacitor structure, the accuracy of the capacitance value can be further increased. When all the layers that affect the capacitance of the LPP part and the VPP part are included in the compensation scheme, the best compensation effect can be achieved. The layer of the VPP part that is not included in the compensation scheme may be the main factor for the change of the capacitance value. When designing a capacitor structure with an accurate capacitance value, other types of manufacturing tolerances need to be considered, for example, the inaccuracy of the lateral dimensions of the metallization pattern. The significant share of the inaccuracy of the lateral dimensions of the capacitor structure according to the present invention can be controlled by selecting the distance VD, in other words, the distance between adjacent vertical plate electrodes or electrode fingers.

圖11示出應用上文所說明的發明性補償原理的電容器結構的第一非限制性實施方案實例的俯視圖。LPP部分包含耦接至第一電觸點(60)的第一側板電極(100)及耦接至第二電觸點(62)的第二側板電極(102)。第一側板電極(100)及第二側板電極(102)實質上重疊。VPP部分包含耦接至第一電觸點(60)的第一垂直電極(200)及耦接至第二電觸點(62)的第二垂直電極(202)。VPP部分(200、202)包含指狀交叉梳狀結構。在此實例中,第二垂直電極(202)與第二電接觸之間的電接觸可經由與第二垂直電極(202)處於相同電位的第二側板電極(102)來實施。LPP部分(100、102)及VPP部分(200、202)因此並聯耦接。在此實例中,VPP部分(200、202)實施在形成在其他四邊形LPP部分(100、102)中之開口(210)中。因此,LPP部分(100、102)及VPP部分(200、202)的電極不側向重疊。FIG. 11 shows a top view of a first non-limiting embodiment example of a capacitor structure applying the inventive compensation principle explained above. The LPP part includes a first side plate electrode (100) coupled to the first electrical contact (60) and a second side plate electrode (102) coupled to the second electrical contact (62). The first side plate electrode (100) and the second side plate electrode (102) substantially overlap. The VPP part includes a first vertical electrode (200) coupled to the first electrical contact (60) and a second vertical electrode (202) coupled to the second electrical contact (62). The VPP part (200, 202) contains a finger-like interdigitated structure. In this example, the electrical contact between the second vertical electrode (202) and the second electrical contact can be implemented via the second side plate electrode (102) at the same potential as the second vertical electrode (202). The LPP part (100, 102) and the VPP part (200, 202) are therefore coupled in parallel. In this example, the VPP portion (200, 202) is implemented in the opening (210) formed in the other quadrilateral LPP portion (100, 102). Therefore, the electrodes of the LPP part (100, 102) and the VPP part (200, 202) do not overlap laterally.

圖12說明應用上文所說明的發明性補償原理的電容器結構的第二非限制性實施方案實例的俯視圖。LPP部分包含耦接至第一電觸點(60)的第一側板電極(100)及耦接至第二電觸點(62)的第二側板電極(102)。在此視圖中隱藏在其他結構下方的第一側板電極(100)及第二側板電極(102)較佳地具有四邊形形狀。VPP部分包含耦接至第一電觸點(60)的第一垂直電極(200)及耦接至第二電觸點(62)的第二垂直電極(202)。VPP部分(200、202)包含指狀交叉梳狀結構,其中金屬化耦接結構(70、72)在各別電極(200、202)的電極指部之間提供連接。此等金屬化耦接結構(70、72)進一步將LPP部分(100、102)及VPP部分(200、202)的電極朝向第一電觸點(60)及第二電觸點(62)電耦接。在此實例中,LPP部分(100、102)及VPP部分(200、202)並聯耦接。VPP部分(200、202)及LPP部分(100、102)並排置放,使得LPP部分(100、102)及VPP部分(200、202)的板電極不側向重疊。舉例而言,可藉由重新設計金屬化耦接結構(70、72)及/或第一電觸點(60)及第二電觸點(62),來將圖12中所示出的電容器結構重新設計為VPP及LPP部分的串聯連接。FIG. 12 illustrates a top view of a second non-limiting embodiment example of a capacitor structure applying the inventive compensation principle explained above. The LPP part includes a first side plate electrode (100) coupled to the first electrical contact (60) and a second side plate electrode (102) coupled to the second electrical contact (62). In this view, the first side plate electrode (100) and the second side plate electrode (102) hidden under other structures preferably have a quadrangular shape. The VPP part includes a first vertical electrode (200) coupled to the first electrical contact (60) and a second vertical electrode (202) coupled to the second electrical contact (62). The VPP portion (200, 202) includes a finger-like interdigitated structure, wherein the metalized coupling structure (70, 72) provides a connection between the electrode fingers of the respective electrodes (200, 202). These metalized coupling structures (70, 72) further electrically connect the electrodes of the LPP part (100, 102) and the VPP part (200, 202) toward the first electrical contact (60) and the second electrical contact (62). Coupling. In this example, the LPP part (100, 102) and the VPP part (200, 202) are coupled in parallel. The VPP part (200, 202) and the LPP part (100, 102) are placed side by side, so that the plate electrodes of the LPP part (100, 102) and the VPP part (200, 202) do not overlap laterally. For example, the capacitor shown in FIG. 12 can be redesigned by redesigning the metalized coupling structure (70, 72) and/or the first electrical contact (60) and the second electrical contact (62) The structure is redesigned as a series connection of VPP and LPP parts.

圖13a及圖13b說明應用上文所說明的發明性補償原理的電容器結構的第二非限制性實施方案實例的兩個不同的等角立體圖。第一垂直電極(200)的電極指部在電極指部的一端處彼此電耦接,且進一步經由配置在電極與第一電觸點(60)之間的金屬化耦接圖案(70)與第一電觸點(60)電耦接。第二垂直電極(202)的電極指部藉由一個或多個金屬化耦接圖案(72)彼此相互電耦接。此等視圖示出用於將第二垂直板電極(202)的電極指部與金屬化耦接圖案(72)耦接的通孔(42)。Figures 13a and 13b illustrate two different isometric perspective views of a second non-limiting embodiment example of a capacitor structure applying the inventive compensation principle described above. The electrode finger portions of the first vertical electrode (200) are electrically coupled to each other at one end of the electrode finger portion, and are further connected to each other via a metallization coupling pattern (70) disposed between the electrode and the first electrical contact (60) The first electrical contact (60) is electrically coupled. The electrode fingers of the second vertical electrode (202) are electrically coupled to each other through one or more metallization coupling patterns (72). These views show through holes (42) for coupling the electrode fingers of the second vertical plate electrode (202) with the metallization coupling pattern (72).

在所有上述設計中,第一及第二電觸點的形狀及位置為設計選項。用於耦合到電容器結構下面的外部電路系統及/或半導體裝置的電接觸可例如設置在電容器結構上面及/或下面,及/或甚至設置在層狀結構的中間層處。In all the above designs, the shape and position of the first and second electrical contacts are design options. Electrical contacts for coupling to external circuitry and/or semiconductor devices under the capacitor structure can be provided, for example, on and/or under the capacitor structure, and/or even at an intermediate layer of the layered structure.

對於所屬技術領域中具有通常知識者顯而易見,隨著技術進步,可以各種方式來實施本發明的基本概念。因此,本發明及其具體實例不限於上述實例,而是可以在申請專利範圍的範圍內變化。It is obvious to those with ordinary knowledge in the technical field that as technology advances, the basic concept of the present invention can be implemented in various ways. Therefore, the present invention and its specific examples are not limited to the above-mentioned examples, but may vary within the scope of the patent application.

40:通孔/互連通孔/金屬化通孔 42:通孔 60:第一電觸點 62:第二電觸點 70:金屬化耦接結構/金屬化耦接圖案 72:金屬化耦接結構/金屬化耦接圖案 100:第一側板電極/側向平行板(LPP)部分/板電極/第一板電極 101:介電介質 102:第二側板電極/LPP部分/板電極/第二板電極 103:電通量 104:邊緣場/邊緣電場 200:垂直平行板(VPP)部分/電容器板/正電極/板/板電極 200a:金屬化平板或條 200b:金屬化平板或條 200c:金屬化平板或條 202:垂直平行板(VPP)部分/電容器板/板電極/負電極 202a:金屬化平板或條 202b:金屬化平板或條 202c:金屬化平板或條 210:開口40: Through hole/interconnect through hole/metallized through hole 42: Through hole 60: The first electrical contact 62: second electrical contact 70: Metalized coupling structure/Metalized coupling pattern 72: Metallized coupling structure/Metalized coupling pattern 100: first side plate electrode/lateral parallel plate (LPP) part/plate electrode/first plate electrode 101: Dielectric medium 102: second side plate electrode/LPP part/plate electrode/second plate electrode 103: Electric Flux 104: fringe field / fringe electric field 200: Vertical parallel plate (VPP) part/capacitor plate/positive electrode/plate/plate electrode 200a: metalized flat plate or strip 200b: Metalized flat plate or strip 200c: Metalized flat plate or strip 202: Vertical parallel plate (VPP) part/capacitor plate/plate electrode/negative electrode 202a: Metalized flat plate or strip 202b: Metalized flat plate or strip 202c: Metalized flat plate or strip 210: opening

在下文中,將參考附圖結合較佳具體實例更詳細地描述本發明,其中 [圖1a]及[圖1b]說明側向平行板電容器。 [圖2a]及[圖2b]說明垂直平行板電容器。 [圖3]說明具有複數個垂直板電極的垂直電容器結構。 [圖4a]及[圖4b]說明垂直平行板電容器。 [圖5]說明根據第一具體實例的具有側向及豎直平行板電容器部分的裝置的剖面。 [圖6]說明根據第二具體實例的具有側向及豎直平行板電容器部分的裝置的剖面。 [圖7]說明根據第三具體實例的具有側向及豎直平行板電容器部分的裝置的剖面。 [圖8]說明根據第四具體實例的具有側向及豎直平行板電容器部分的裝置的剖面。 [圖9]說明根據第五具體實例的具有側向及豎直平行板電容器部分的裝置的剖面。 [圖10]示意性地說明複數個側向平行板電容器部分與垂直平行板電容器部分之間的相互耦接。 [圖11]說明第一非限制性實施方案實例的俯視圖。 [圖12]說明第二非限制性實施方案實例的俯視圖。 [圖13a]及[圖13b]說明第二非限制性實施方案實例的兩個不同的等角立體圖。Hereinafter, the present invention will be described in more detail with reference to the accompanying drawings in combination with preferred specific examples, in which [Figure 1a] and [Figure 1b] illustrate lateral parallel plate capacitors. [Figure 2a] and [Figure 2b] illustrate vertical parallel plate capacitors. [Fig. 3] Illustrates the structure of a vertical capacitor having a plurality of vertical plate electrodes. [Figure 4a] and [Figure 4b] illustrate vertical parallel plate capacitors. [FIG. 5] Illustrates a cross section of a device having lateral and vertical parallel plate capacitor portions according to the first specific example. [FIG. 6] Illustrates a cross-section of a device having lateral and vertical parallel plate capacitor portions according to a second specific example. [FIG. 7] Illustrates a cross-section of a device having lateral and vertical parallel plate capacitor portions according to a third specific example. [FIG. 8] Illustrates a cross section of a device having lateral and vertical parallel plate capacitor portions according to a fourth specific example. [FIG. 9] Illustrates a cross section of a device having lateral and vertical parallel plate capacitor portions according to a fifth specific example. [Fig. 10] A schematic illustration of mutual coupling between a plurality of lateral parallel plate capacitor portions and vertical parallel plate capacitor portions. [FIG. 11] A top view illustrating a first non-limiting embodiment example. [Fig. 12] A top view illustrating an example of a second non-limiting embodiment. [Figure 13a] and [Figure 13b] illustrate two different isometric perspective views of a second non-limiting embodiment example.

40:通孔/互連通孔/金屬化通孔 40: Through hole/interconnect through hole/metallized through hole

100:第一側板電極/側向平行板(LPP)部分/板電極/第一板電極 100: first side plate electrode/lateral parallel plate (LPP) part/plate electrode/first plate electrode

102:第二側板電極/LPP部分/板電極/第二板電極 102: second side plate electrode/LPP part/plate electrode/second plate electrode

200a:金屬化平板或條 200a: metalized flat plate or strip

200b:金屬化平板或條 200b: Metalized flat plate or strip

200c:金屬化平板或條 200c: Metalized flat plate or strip

202a:金屬化平板或條 202a: Metalized flat plate or strip

202b:金屬化平板或條 202b: Metalized flat plate or strip

202c:金屬化平板或條 202c: Metalized flat plate or strip

Claims (11)

一種電容器結構,其經實施為包含複數個交替的介電層及金屬化層的層狀結構, 其特徵在於該電容器結構包含: 至少一個側向平行板電容器部分(LPP部分),其包含兩個第一電極,該兩個第一電極由兩個基本上平行的金屬化圖案形成在由複數個該交替層的介電材料分離的兩個不同層上,及 至少一個垂直平行板電容器部分(VPP部分),其包含兩個第二電極,每一第二電極包含配置在複數個該金屬化層上的複數個疊加平板或條, 其中該至少一個側向平行板電容器部分與該至少一個垂直平行板電容器部分電耦接以形成該電容器結構,且 其中由於在分離該兩個第一電極的該複數個交替層中之至少一者上的介電材料之厚度變化所致的該至少一個側向平行板電容器部分之電容值變化係至少部分地藉由由於該複數個交替層中之該相同至少一者之該相同厚度變化所致的該至少一個垂直平行板電容器部分之相反電容值變化來補償,該厚度變化導致垂直維度上該兩個第一電極之間的距離與標稱值的差異,此補償係歸因於該相同厚度變化導致垂直維度上該兩個第二電極之寬度與標稱值的差異。A capacitor structure implemented as a layered structure including a plurality of alternating dielectric layers and metallization layers, It is characterized in that the capacitor structure includes: At least one lateral parallel plate capacitor portion (LPP portion), which includes two first electrodes formed by two substantially parallel metallization patterns separated by a plurality of the alternating layers of dielectric material On two different levels, and At least one vertical parallel plate capacitor part (VPP part), which includes two second electrodes, and each second electrode includes a plurality of superimposed plates or strips arranged on a plurality of the metallization layers, Wherein the at least one lateral parallel plate capacitor portion is electrically coupled to the at least one vertical parallel plate capacitor portion to form the capacitor structure, and The change in the capacitance of the at least one lateral parallel plate capacitor portion due to the change in the thickness of the dielectric material on at least one of the plurality of alternating layers separating the two first electrodes is at least partially borrowed Compensated by the change in the opposite capacitance value of the at least one vertical parallel plate capacitor portion due to the change in the same thickness of the same at least one of the plurality of alternating layers, the change in thickness resulting in the two first in the vertical dimension The difference between the distance between the electrodes and the nominal value is compensated because the same thickness change causes the difference between the width of the two second electrodes and the nominal value in the vertical dimension. 如請求項1之電容器結構,其中該至少一個側向平行板電容器部分及該至少一個垂直平行板電容器部分彼此並聯或串聯電耦接。The capacitor structure of claim 1, wherein the at least one lateral parallel plate capacitor portion and the at least one vertical parallel plate capacitor portion are electrically coupled to each other in parallel or in series. 如請求項1或2之電容器結構,其包含至少兩個側向平行板電容器部分及至少兩個垂直平行板電容器部分,其中至少一個側向平行板電容器部分及至少一個垂直平行板電容器部分彼此並聯電耦接,且其中至少另一個側向平行板電容器部分及至少另一個垂直平行板電容器部分彼此串聯電耦接。Such as the capacitor structure of claim 1 or 2, which includes at least two lateral parallel plate capacitor portions and at least two vertical parallel plate capacitor portions, wherein at least one lateral parallel plate capacitor portion and at least one vertical parallel plate capacitor portion are parallel to each other It is electrically coupled, and at least another lateral parallel plate capacitor portion and at least another vertical parallel plate capacitor portion are electrically coupled to each other in series. 如請求項1至3中任一項之電容器結構, 其中該第二電極兩者包含複數個電極指部,每一電極指部由複數個疊加平板或條形成,該兩個第二電極的該電極指部與指狀交叉電極指部形成梳狀結構,其中毗鄰電極指部具有交替的極性,及/或 其中該疊加平板或條藉由一個或多個導電通孔彼此電連接,該一個或多個導電通孔穿過每一介電材料層,該介電材料層將包含該疊加平板或條的兩個毗鄰金屬化層分離。Such as the capacitor structure of any one of claims 1 to 3, The two second electrodes include a plurality of electrode finger portions, each electrode finger portion is formed by a plurality of superimposed flat plates or strips, and the electrode finger portions of the two second electrodes and the interdigitated electrode finger portions form a comb-like structure , Where adjacent electrode fingers have alternating polarities, and/or Wherein the superimposed plates or strips are electrically connected to each other through one or more conductive vias, and the one or more conductive vias pass through each dielectric material layer, and the dielectric material layer will include two of the superimposed plates or strips. Two adjacent metallization layers are separated. 如請求項1至4中任一項之電容器結構,其中該兩個第一電極駐留在該電容器結構的金屬化層上,該金屬化層包含該第二電極的頂部及底部平板或條,該頂部及底部平板或條界定該第二電極在垂直維度上之寬度。The capacitor structure of any one of claims 1 to 4, wherein the two first electrodes reside on a metallization layer of the capacitor structure, the metallization layer includes the top and bottom plates or strips of the second electrode, the The top and bottom plates or strips define the width of the second electrode in the vertical dimension. 如請求項1至5中任一項之電容器結構,其中 該兩個第一電極中之一者駐留在該電容器結構之一層上,該層在垂直維度上在該金屬化層上面,該金屬化層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之該寬度的上限,且該兩個第一電極中之另一者駐留在該電容器結構之一層上,該層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之該寬度的下限,或 該兩個第一電極中之一者駐留在該電容器結構之一層上,該層在垂直維度上在該金屬化層下面,該金屬化層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之該寬度的下限,且其中該兩個第一電極中之另一者駐留在該電容器結構之一層上,該層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之該寬度的上限。Such as the capacitor structure of any one of claims 1 to 5, wherein One of the two first electrodes resides on a layer of the capacitor structure, the layer above the metallization layer in the vertical dimension, the metallization layer including the plate or strip of the second electrode, the plate or strip The upper limit of the width of the second electrode in the vertical dimension is defined, and the other of the two first electrodes resides on a layer of the capacitor structure, the layer including a plate or strip of the second electrode, the plate Or a bar defining the lower limit of the width of the second electrode in the vertical dimension, or One of the two first electrodes resides on a layer of the capacitor structure, the layer being below the metallization layer in the vertical dimension, the metallization layer including the plate or strip of the second electrode, the plate or strip Defines the lower limit of the width of the second electrode in the vertical dimension, and wherein the other of the two first electrodes resides on a layer of the capacitor structure, the layer including the plate or strip of the second electrode, the The plate or strip defines the upper limit of the width of the second electrode in the vertical dimension. 如請求項1至5中任一項之電容器結構,其中該兩個第一電極中之一者駐留在該電容器結構之一層上,該層在該電容器結構的該金屬化層上面,該金屬化層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之該寬度的上限,且該兩個第一電極中之另一者駐留在該電容器結構之一層上,該層在該電容器結構的該金屬化層下面,該金屬化層包含該第二電極的平板或條,該平板或條界定該第二電極在垂直維度上之該寬度的下限。The capacitor structure of any one of claims 1 to 5, wherein one of the two first electrodes resides on a layer of the capacitor structure, the layer being on the metallization layer of the capacitor structure, and the metallization The layer includes a plate or strip of the second electrode, the plate or strip defines the upper limit of the width of the second electrode in the vertical dimension, and the other of the two first electrodes resides on a layer of the capacitor structure The layer is under the metallization layer of the capacitor structure, and the metallization layer includes a plate or strip of the second electrode, and the plate or strip defines the lower limit of the width of the second electrode in the vertical dimension. 如請求項7之電容器結構,其中該兩個第一電極的毗鄰面之間的垂直距離由界定該兩個第二電極在垂直維度上之寬度的層的厚度界定。The capacitor structure of claim 7, wherein the vertical distance between the adjacent surfaces of the two first electrodes is defined by the thickness of the layer that defines the width of the two second electrodes in the vertical dimension. 一種電子裝置,其包含半導體裝置結構、可選地在該半導體裝置結構之頂部上的一個或多個中間層以及如請求項1至8中任一項之電容器結構,該電容器結構配置在該半導體裝置結構之頂部上或該中間層之頂部上。An electronic device comprising a semiconductor device structure, optionally one or more intermediate layers on top of the semiconductor device structure, and a capacitor structure according to any one of claims 1 to 8, the capacitor structure being arranged on the semiconductor device On the top of the device structure or on the top of the intermediate layer. 一種用於將電容器結構製造為包含複數個交替的介電層及金屬化層的層狀結構之方法, 其特徵在於該方法在製造過程中包含: 藉由在該電容器結構的兩個不同層上形成兩個基本上平行的金屬化圖案來產生包含兩個第一電極的至少一個側向平行板電容器部分(LPP部分),其中該兩個第一電極由複數個該交替層的介電材料分離,及 藉由在複數個該金屬化層上形成複數個疊加平板或條來產生包含兩個第二電極的至少一個垂直平行板電容器部分(VPP部分), 將該至少一個側向平行板電容器部分與該至少一個垂直平行板電容器部分電耦接以形成該電容器結構, 其中由於在分離該兩個第一電極的該複數個交替層中之至少一者上的介電材料之厚度變化所致的該至少一個側向平行板電容器部分之電容值變化係至少部分地藉由由於該複數個交替層中之該相同至少一者之該相同厚度變化所致的該至少一個垂直平行板電容器部分之相反電容值變化來補償,該厚度變化導致垂直維度上該兩個第一電極之間的距離與標稱值的差異,此補償係歸因於該相同厚度變化導致垂直維度上該兩個第二電極之寬度與標稱值的差異。A method for manufacturing a capacitor structure as a layered structure including a plurality of alternating dielectric layers and metallization layers, It is characterized in that the method includes in the manufacturing process: At least one lateral parallel plate capacitor portion (LPP portion) including two first electrodes is produced by forming two substantially parallel metallization patterns on two different layers of the capacitor structure, wherein the two first electrodes The electrodes are separated by a plurality of the alternating layers of dielectric materials, and By forming a plurality of superimposed plates or strips on a plurality of the metallization layers to produce at least one vertical parallel plate capacitor portion (VPP portion) including two second electrodes, Electrically coupling the at least one lateral parallel plate capacitor portion and the at least one vertical parallel plate capacitor portion to form the capacitor structure, The change in the capacitance of the at least one lateral parallel plate capacitor portion due to the change in the thickness of the dielectric material on at least one of the plurality of alternating layers separating the two first electrodes is at least partially borrowed Compensated by the change in the opposite capacitance value of the at least one vertical parallel plate capacitor portion due to the change in the same thickness of the same at least one of the plurality of alternating layers, the change in thickness resulting in the two first in the vertical dimension The difference between the distance between the electrodes and the nominal value is compensated because the same thickness change causes the difference between the width of the two second electrodes and the nominal value in the vertical dimension. 一種用於製造電子裝置之方法,該方法包含: 製造半導體裝置結構; 視情況在該半導體裝置結構之頂部上製造一個或多個中間層; 其特徵在於該方法進一步包含: 使用如請求項10之方法在該半導體裝置結構之頂部上或在該一個或多個中間層之頂部上製造如請求項1至8中任一項之電容器結構。A method for manufacturing an electronic device, the method comprising: Manufacturing semiconductor device structure; Optionally fabricate one or more intermediate layers on top of the semiconductor device structure; It is characterized in that the method further comprises: The capacitor structure of any one of claims 1 to 8 is manufactured on the top of the semiconductor device structure or on the top of the one or more intermediate layers using the method of claim 10.
TW109121607A 2019-06-28 2020-06-24 A capacitor structure TWI754973B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
PCT/FI2019/050513 WO2020260747A1 (en) 2019-06-28 2019-06-28 A capacitor structure and a chip antenna
WOPCT/FI2019/050513 2019-06-28

Publications (2)

Publication Number Publication Date
TW202118074A true TW202118074A (en) 2021-05-01
TWI754973B TWI754973B (en) 2022-02-11

Family

ID=67303478

Family Applications (2)

Application Number Title Priority Date Filing Date
TW109121605A TWI742738B (en) 2019-06-28 2020-06-24 A capacitor structure and a chip antenna
TW109121607A TWI754973B (en) 2019-06-28 2020-06-24 A capacitor structure

Family Applications Before (1)

Application Number Title Priority Date Filing Date
TW109121605A TWI742738B (en) 2019-06-28 2020-06-24 A capacitor structure and a chip antenna

Country Status (6)

Country Link
US (2) US11791376B2 (en)
EP (2) EP3991218A1 (en)
JP (2) JP7289379B2 (en)
CN (2) CN114175292A (en)
TW (2) TWI742738B (en)
WO (2) WO2020260747A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113809499A (en) * 2021-08-17 2021-12-17 西安理工大学 Lumped parameter branch line directional coupler based on TSV structure

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5583359A (en) * 1995-03-03 1996-12-10 Northern Telecom Limited Capacitor structure for an integrated circuit
JP4446525B2 (en) * 1999-10-27 2010-04-07 株式会社ルネサステクノロジ Semiconductor device
US6570210B1 (en) * 2000-06-19 2003-05-27 Koninklijke Philips Electronics N.V. Multilayer pillar array capacitor structure for deep sub-micron CMOS
US6690570B2 (en) 2000-09-14 2004-02-10 California Institute Of Technology Highly efficient capacitor structures with enhanced matching properties
US6542351B1 (en) 2001-06-28 2003-04-01 National Semiconductor Corp. Capacitor structure
US6737698B1 (en) 2002-03-11 2004-05-18 Silicon Laboratories, Inc. Shielded capacitor structure
JP4371799B2 (en) * 2003-12-19 2009-11-25 株式会社リコー Capacitance element
JP4343085B2 (en) * 2004-10-26 2009-10-14 Necエレクトロニクス株式会社 Semiconductor device
JP2007081044A (en) * 2005-09-13 2007-03-29 Renesas Technology Corp Semiconductor device
TWI271754B (en) * 2006-02-16 2007-01-21 Jmicron Technology Corp Three-dimensional capacitor structure
US7518850B2 (en) * 2006-05-18 2009-04-14 International Business Machines Corporation High yield, high density on-chip capacitor design
KR20090033177A (en) 2006-06-02 2009-04-01 케네트, 인크 Improved metal-insulator-metal capacitors
US8716778B2 (en) 2008-11-17 2014-05-06 Altera Corporation Metal-insulator-metal capacitors
US8021954B2 (en) * 2009-05-22 2011-09-20 Globalfoundries Singapore Pte. Ltd. Integrated circuit system with hierarchical capacitor and method of manufacture thereof
US8971014B2 (en) * 2010-10-18 2015-03-03 Taiwan Semiconductor Manufacturing Company, Ltd. Protection structure for metal-oxide-metal capacitor
AU2011331918B2 (en) * 2010-11-18 2013-12-19 The Silanna Group Pty Ltd Single-chip integrated circuit with capacitive isolation
US9209240B2 (en) * 2012-10-16 2015-12-08 Sandisk Technologies Inc. Metal-oxide-metal capacitor structure
US20140203404A1 (en) * 2013-01-21 2014-07-24 Qualcomm Incorporated Spiral metal-on-metal (smom) capacitors, and related systems and methods
US8836079B2 (en) * 2013-01-24 2014-09-16 Qualcomm Incorporated Metal-on-metal (MoM) capacitors having laterally displaced layers, and related systems and methods
US9331013B2 (en) * 2013-03-14 2016-05-03 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated capacitor
KR20150010353A (en) * 2013-07-19 2015-01-28 삼성전자주식회사 A capacitor structure
US9129981B2 (en) * 2013-11-26 2015-09-08 Freescale Semiconductor Inc. Methods for the production of microelectronic packages having radiofrequency stand-off layers
JP6869649B2 (en) * 2016-06-13 2021-05-12 ラピスセミコンダクタ株式会社 Manufacturing methods for semiconductor devices, communication systems and semiconductor devices.
US11552030B2 (en) * 2018-07-31 2023-01-10 Intel Corporation High frequency capacitor with inductance cancellation

Also Published As

Publication number Publication date
US20220200131A1 (en) 2022-06-23
US11791376B2 (en) 2023-10-17
EP3991203A1 (en) 2022-05-04
JP7289379B2 (en) 2023-06-09
CN114097101A (en) 2022-02-25
TWI742738B (en) 2021-10-11
JP2022540565A (en) 2022-09-16
US11431081B2 (en) 2022-08-30
JP2022540566A (en) 2022-09-16
JP7441866B2 (en) 2024-03-01
US20220140070A1 (en) 2022-05-05
TW202103332A (en) 2021-01-16
EP3991218A1 (en) 2022-05-04
EP3991203B1 (en) 2024-02-28
CN114175292A (en) 2022-03-11
TWI754973B (en) 2022-02-11
EP3991203C0 (en) 2024-02-28
WO2020260747A1 (en) 2020-12-30
WO2020260759A1 (en) 2020-12-30

Similar Documents

Publication Publication Date Title
US8238116B2 (en) Land grid feedthrough low ESL technology
EP2162889B1 (en) Intertwined finger capacitors
WO2008044376A1 (en) Electrical device
US7768054B2 (en) Semiconductor component with integrated capacitance structure and method for fabrication thereof
US7961453B2 (en) Multilayer chip capacitor
CN107689299A (en) Thin film ceramic capacitors
KR20100033427A (en) Capacitance element and semiconductor device
CN105702453A (en) Multilayer ceramic capacitor
US20040031982A1 (en) Interdigitated integrated circuit capacitor
CN106575648A (en) Capacitor structure in an integrated circuit
CN109155308A (en) Stack transmission line
TWI754973B (en) A capacitor structure
US7327011B2 (en) Multi-surfaced plate-to-plate capacitor and method of forming same
CN104022073B (en) The manufacturing method of microelectronic component
KR20010014709A (en) Layered capacitor device
CN100349348C (en) Offset pathway arrangements for energy conditioning
US9837209B2 (en) Capacitor structure for wideband resonance suppression in power delivery networks
US20090161292A1 (en) Laminated ceramic capacitor
US20090219669A1 (en) Capacitor
TW550852B (en) On-chip multilayer metal shielded transmission line
TWI836789B (en) Capacitor structure and semiconductor device
CN111900251B (en) MOM capacitor and semiconductor device
KR102627620B1 (en) A capacitor and a circuit board having the same
EP3680934A1 (en) Rc architectures, and methods of fabrication thereof
CN113571500A (en) Structure of silicon-based capacitor element