TW202007241A - Circuit board structure with conection terminal formed by solder mask defined process - Google Patents

Circuit board structure with conection terminal formed by solder mask defined process Download PDF

Info

Publication number
TW202007241A
TW202007241A TW107123236A TW107123236A TW202007241A TW 202007241 A TW202007241 A TW 202007241A TW 107123236 A TW107123236 A TW 107123236A TW 107123236 A TW107123236 A TW 107123236A TW 202007241 A TW202007241 A TW 202007241A
Authority
TW
Taiwan
Prior art keywords
connection terminals
circuit board
board structure
solder resist
solder
Prior art date
Application number
TW107123236A
Other languages
Chinese (zh)
Other versions
TWI682695B (en
Inventor
李遠智
李家銘
Original Assignee
同泰電子科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 同泰電子科技股份有限公司 filed Critical 同泰電子科技股份有限公司
Priority to TW107123236A priority Critical patent/TWI682695B/en
Priority to CN201810817338.4A priority patent/CN110691459A/en
Priority to CN201821172754.5U priority patent/CN208768331U/en
Application granted granted Critical
Publication of TWI682695B publication Critical patent/TWI682695B/en
Publication of TW202007241A publication Critical patent/TW202007241A/en

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10106Light emitting diode [LED]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Led Device Packages (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

A circuit board structure with conection terminal formed by solder resist defined process includes: a substrate, a solder mask layer and a curable conducting media. The substrate includes multiple connection terminals. The solder mask layer is formed on the surface of the substrate and includes multiple openings corresponding to the connection terminals, respectively. The distance between the top surface of the solder mask layer and the top surface of the connection terminals is more than 5 μm. The curable conducting media is filled in the openings and used to electrically connects with the connection terminals respectively. The distance between the curable conducting media and the top surface of the solder mask layer is less than 5 μm.

Description

利用防焊限定開窗形成連接端子之電路板結構Circuit board structure using solder-proof limited opening window to form connection terminal

本發明是關於一種利用防焊限定開窗形成連接端子之電路板結構。The invention relates to a circuit board structure which forms a connection terminal by using solder-proof restricted opening windows.

隨著電子產品的小型化趨勢,電路板也需製作地更加加輕薄,使得電路板上的導電線路及連接端子的排列也越來越密集,發光二極體尺寸也愈來愈小。相應地,在組裝過程中,對所述發光二極體之組裝精度的要求也越來越高。With the trend of miniaturization of electronic products, circuit boards need to be made lighter and thinner, so that the arrangement of conductive circuits and connection terminals on the circuit board is becoming more and more dense, and the size of the light-emitting diode is getting smaller and smaller. Correspondingly, during the assembly process, the requirements for the assembly accuracy of the light-emitting diodes are getting higher and higher.

通常來說,電路板上大多具有用以防潮、絕緣及防焊的防焊層,且防焊層的厚度至少需要大於10 μm才能達到絕緣及屏蔽的效果。然而,由於發光二極體的連接墊通常較薄,使得發光二極體的連接墊不易完全地和基板之連接端子相連接,因而導致接觸不良的問題產生。Generally speaking, most circuit boards have solder masks for moisture, insulation, and solder, and the thickness of the solder mask needs to be at least greater than 10 μm to achieve the effect of insulation and shielding. However, since the connection pads of the light emitting diodes are generally thin, it is difficult for the connection pads of the light emitting diodes to be completely connected to the connection terminals of the substrate, thereby causing a problem of poor contact.

是以,如何降低發光二極體之連接墊與連接端子接觸不良的問題發生,為本發明欲解決的技術課題。Therefore, how to reduce the problem of poor contact between the connection pad of the light-emitting diode and the connection terminal is the technical problem to be solved by the present invention.

有鑑於此,本發明之主要目的在於提供一種可降低接觸不良問題發生的電路板結構。In view of this, the main purpose of the present invention is to provide a circuit board structure that can reduce the occurrence of poor contact problems.

為了達成上述的目的,本發明提供一種利用防焊限定開窗形成連接端子之電路板結構,包括:一基板、一防焊層及一可固化導電介質。基板具有多個連接端子。防焊層形成於基板表面,且具有多個分別對應於連接端子的開口,其中防焊層頂面至連接端子頂面之斷差大於5 µm。可固化導電介質則分別填充於開口中並用以電性連接連接端子,其中可固化導電介質至防焊層頂面之斷差小於5 µm。In order to achieve the above-mentioned object, the present invention provides a circuit board structure using solder-proof limited windows to form connection terminals, including: a substrate, a solder-proof layer and a curable conductive medium. The substrate has a plurality of connection terminals. The solder resist layer is formed on the surface of the substrate and has a plurality of openings respectively corresponding to the connection terminals, wherein the difference between the top surface of the solder resist layer and the top surface of the connection terminal is greater than 5 µm. The curable conductive medium is filled in the openings and used to electrically connect the connection terminals. The difference between the curable conductive medium and the top surface of the solder mask is less than 5 µm.

所述利用防焊限定開窗形成連接端子之電路板結構更包括至少一覆晶LED,覆晶LED包括一發光二極體、一P極連接墊及一N極連接墊。P極連接墊及N極連接墊分別接觸並電性連接於填充在開口中的可固化導電介質。The circuit board structure that uses solder resist to define windows to form connection terminals further includes at least one flip chip LED. The flip chip LED includes a light emitting diode, a P pole connection pad, and an N pole connection pad. The P-pole connection pad and the N-pole connection pad are in contact and electrically connected to the curable conductive medium filled in the opening, respectively.

所述利用防焊限定開窗形成連接端子之電路板結構進一步滿足下列關係式: X + Y ≧Z; 其中,X為P極連接墊及N極連接墊的厚度,Y為可固化導電介質的厚度,Z為防焊層頂面至連接端子頂面之斷差。The circuit board structure that uses solder resist to limit the opening of the window to form the connection terminal further satisfies the following relationship: X + Y ≧ Z; where X is the thickness of the P pole connection pad and the N pole connection pad, and Y is the curable conductive medium Thickness, Z is the difference between the top surface of the solder mask layer and the top surface of the connection terminal.

所述連接端子包括一基底電路層及一表面鍍層。The connection terminal includes a base circuit layer and a surface plating layer.

所述表面鍍層的材質為:鎳、金、銀、鈀或其合金。The material of the surface plating layer is: nickel, gold, silver, palladium or its alloy.

所述可固化導電介質可為:導電銅膠、導電銀膠、導電石墨膠或錫膏。The curable conductive medium may be: conductive copper glue, conductive silver glue, conductive graphite glue or solder paste.

藉由將可固化導電介質填充於防焊層的開口之中,使表面貼裝元件(Surface Mounted Device)可藉由較厚的可固化導電介質與連接端子電性連接,而可有效降低接觸不良的問題發生。By filling the opening of the solder mask with the curable conductive medium, the surface mount device (Surface Mounted Device) can be electrically connected to the connection terminal through the thicker curable conductive medium, which can effectively reduce the poor contact Problem occurred.

首先,請參閱第1A圖至第1G圖,第1A圖至第1G圖為本發明所提供之利用防焊限定開窗形成連接端子之電路板結構的製作流程剖面圖。首先,提供一基板10,基板10具有一第一表面101及一第二表面102,而基板10可為單層板結構或多層複合板結構,且基板10可為軟性電路板(Flexible Printed Circuit, FPC)之基板或硬式電路板(Printed Circuit Board, PCB)之基板。於本實施例中,第一表面101層合有薄銅箔(未示於圖中)而可進行鍍銅,以於基板10的第一表面101形成面銅11(如第1A圖所示)。接著,以線路影像轉移技術將面銅11圖像化,以於基板10表面形成基底電路層111(如第1B圖所示)。基底電路層111之間具有間隙,且基底電路層111的材料為銅。First of all, please refer to FIGS. 1A to 1G. FIGS. 1A to 1G are cross-sectional views of the manufacturing process of the circuit board structure provided by the present invention for forming a connection terminal by using a solder-proof limited window. First, a substrate 10 is provided. The substrate 10 has a first surface 101 and a second surface 102. The substrate 10 may be a single-layer board structure or a multi-layer composite board structure, and the substrate 10 may be a flexible printed circuit (Flexible Printed Circuit, FPC) substrate or printed circuit board (PCB) substrate. In this embodiment, the first surface 101 is laminated with a thin copper foil (not shown in the figure) for copper plating, so as to form a surface copper 11 on the first surface 101 of the substrate 10 (as shown in FIG. 1A) . Next, the surface copper 11 is imaged by line image transfer technology to form a base circuit layer 111 on the surface of the substrate 10 (as shown in FIG. 1B ). There is a gap between the base circuit layer 111, and the material of the base circuit layer 111 is copper.

請參閱第1C圖,接著,塗佈防焊材料於基板10的第一表面101,以形成覆蓋於基板10及基底電路層111的防焊層12。所述防焊層12為一絕緣層,其材料可為:環氧樹脂、矽樹脂、聚醯亞胺樹脂、酚類樹脂、氟樹脂、二氧化矽或氧化鋁。Please refer to FIG. 1C. Next, a solder resist material is applied to the first surface 101 of the substrate 10 to form the solder resist layer 12 covering the substrate 10 and the base circuit layer 111. The solder resist layer 12 is an insulating layer, and its material may be: epoxy resin, silicone resin, polyimide resin, phenol resin, fluorine resin, silicon dioxide, or aluminum oxide.

請繼續參閱第1D圖,於防焊層12上開窗而形成對應於基底電路層111位置的開口121。隨後,可以化學鍍(chemical plating)或電鍍的方式於基底電路層111表面形成表面鍍層13(如第1E圖所示),以形成用以電性連接於半導體元件,例如:覆晶LED的連接端子C,亦即,本發明的表面鍍層13是以防焊開窗限定(Solder Mask Defined, SMD)的製程所形成。其中,表面鍍層13的材質可為:鎳、金、銀、鈀或其合金。而連接端子C之頂面至防焊層12之頂面的斷差Z大於5 µm。本文中,所述「斷差」是指兩表面在材料厚度方向的間距。Please continue to refer to FIG. 1D. A window 121 is formed on the solder resist layer 12 to form an opening 121 corresponding to the position of the base circuit layer 111. Subsequently, a surface plating layer 13 (as shown in FIG. 1E) may be formed on the surface of the base circuit layer 111 by chemical plating or electroplating to form a connection for electrically connecting to a semiconductor device, for example, a flip-chip LED The terminal C, that is, the surface plating layer 13 of the present invention is formed by a process of Solder Mask Defined (SMD). The material of the surface plating layer 13 can be: nickel, gold, silver, palladium or alloys thereof. The break Z between the top surface of the connection terminal C and the top surface of the solder mask 12 is greater than 5 µm. In this article, the "breakage" refers to the distance between the two surfaces in the thickness direction of the material.

請繼續參閱第1F圖。於第1F圖中,係將可固化導電介質14填充於開口121之中,使可固化導電介質14電性連接連接端子C,而可固化導電介質14可為:導電銅膠、導電銀膠、導電石墨膠或錫膏,藉由填充較厚的可固化導電介質14,使得可固化導電介質14至防焊層12之頂面的斷差d小於5 µm。較佳者,可固化導電介質14的厚度接近或大於5 µm。隨後,將覆晶LED 15設置於連接端子C的上方(如第1G圖所示)。於第1G圖中,覆晶LED 15包括:發光二極體151及設置於其底面的P極連接墊152及N極連接墊153,且P極連接墊152及N極連接墊153分別對應於開口121而可伸入開口121之中,並與可固化導電介質14相接觸,P、N極連接墊的厚度通常不大於5µm。待可固化導電介質14固化後,即可將覆晶LED 15固定於連接端子C的上方,並利用可固化導電介質14之導電材質的特性,電性連接P極連接墊152及N極連接墊153與連接端子C。於本實施例中,P極連接墊152、N極連接墊153的厚度為X;可固化導電介質14的厚度為Y;防焊層12之頂面與連接端子C之間的斷差為Z,且P極連接墊152、N極連接墊153之厚度X加上可固化導電介質14之厚度Y大於或等於防焊層12之頂面與連接端子C之頂面的斷差Z (即:X + Y ≧ Z)。Please continue to refer to Figure 1F. In FIG. 1F, the curable conductive medium 14 is filled in the opening 121, so that the curable conductive medium 14 is electrically connected to the connection terminal C, and the curable conductive medium 14 can be: conductive copper paste, conductive silver paste, The conductive graphite paste or solder paste is filled with a thicker curable conductive medium 14 so that the break d of the curable conductive medium 14 to the top surface of the solder mask layer 12 is less than 5 µm. Preferably, the thickness of the curable conductive medium 14 is close to or greater than 5 µm. Subsequently, the flip chip LED 15 is provided above the connection terminal C (as shown in FIG. 1G ). In FIG. 1G, the flip-chip LED 15 includes: a light emitting diode 151 and a P pole connection pad 152 and an N pole connection pad 153 disposed on the bottom surface thereof, and the P pole connection pad 152 and the N pole connection pad 153 respectively correspond to The opening 121 can extend into the opening 121 and come into contact with the curable conductive medium 14. The thickness of the connection pads of the P and N poles is usually not more than 5 μm. After the curable conductive medium 14 is cured, the flip-chip LED 15 can be fixed above the connection terminal C, and the characteristics of the conductive material of the curable conductive medium 14 are used to electrically connect the P pole connection pad 152 and the N pole connection pad 153 and connection terminal C. In this embodiment, the thickness of the P pole connection pad 152 and the N pole connection pad 153 is X; the thickness of the curable conductive medium 14 is Y; the breakage between the top surface of the solder mask 12 and the connection terminal C is Z , And the thickness X of the P pole connection pad 152 and the N pole connection pad 153 plus the thickness Y of the curable conductive medium 14 is greater than or equal to the gap Z between the top surface of the solder mask layer 12 and the top surface of the connection terminal C (ie: X + Y ≧ Z).

本發明係將可固化導電介質14填充於防焊層的開口之中,使P極連接墊152及N極連接墊154可藉由較厚的可固化導電介質14與連接端子C電性連接,而可有效降低接觸不良的問題發生。In the present invention, the curable conductive medium 14 is filled in the opening of the solder mask layer, so that the P pole connection pad 152 and the N pole connection pad 154 can be electrically connected to the connection terminal C through the thicker curable conductive medium 14. And can effectively reduce the occurrence of poor contact problems.

C‧‧‧連接端子 X、Y‧‧‧厚度 d、Z‧‧‧斷差 10‧‧‧基板 101‧‧‧第一表面 102‧‧‧第二表面 11‧‧‧面銅 111‧‧‧基底電路層 12‧‧‧防焊層 121‧‧‧開口 13‧‧‧表面鍍層 14‧‧‧可固化導電介質 15‧‧‧覆晶LED 151‧‧‧發光二極體 152‧‧‧P極連接墊 153‧‧‧N極連接墊 C‧‧‧Connecting terminal X, Y‧‧‧ Thickness d. Z‧‧‧Breakdown 10‧‧‧ substrate 101‧‧‧First surface 102‧‧‧Second surface 11‧‧‧Copper 111‧‧‧ Base circuit layer 12‧‧‧Soldering layer 121‧‧‧ opening 13‧‧‧Surface coating 14‧‧‧curable conductive medium 15‧‧‧ flip chip LED 151‧‧‧ LED 152‧‧‧P pole connection pad 153‧‧‧N pole connecting pad

第1A圖至第1G圖為本發明所提供之利用防焊限定開窗形成連接端子之電路板結構的製作流程剖面圖。FIGS. 1A to 1G are cross-sectional views of the manufacturing process of the circuit board structure provided by the present invention for forming a connection terminal using a solder-resistant limited window.

C‧‧‧連接端子 C‧‧‧Connecting terminal

d‧‧‧斷差 d‧‧‧Breakdown

10‧‧‧基板 10‧‧‧ substrate

101‧‧‧第一表面 101‧‧‧First surface

102‧‧‧第二表面 102‧‧‧Second surface

111‧‧‧基底電路層 111‧‧‧ Base circuit layer

12‧‧‧防焊層 12‧‧‧Soldering layer

121‧‧‧開口 121‧‧‧ opening

13‧‧‧表面鍍層 13‧‧‧Surface coating

14‧‧‧可固化導電介質 14‧‧‧curable conductive medium

Claims (6)

一種利用防焊限定開窗形成連接端子之電路板結構,包括: 一基板,具有多個連接端子; 一防焊層,形成於該基板表面,且具有多個分別對應於該等連接端子的開口,其中該防焊層頂面至該等連接端子頂面之斷差大於5 µm;以及 一可固化導電介質,分別填充於該等開口中並用以電性連接該等連接端子,其中該可固化導電介質至該防焊層頂面之斷差小於5 µm。A circuit board structure using solder resist to define windows to form connection terminals includes: a substrate having a plurality of connection terminals; a solder resist layer formed on the surface of the substrate and having a plurality of openings respectively corresponding to the connection terminals , Wherein the difference between the top surface of the solder resist layer and the top surfaces of the connection terminals is greater than 5 µm; and a curable conductive medium is filled in the openings and used to electrically connect the connection terminals, wherein the curable The gap between the conductive medium and the top surface of the solder mask is less than 5 µm. 如請求項1所述的利用防焊限定開窗形成連接端子之電路板結構,其更包括至少一覆晶LED,該覆晶LED包括一發光二極體、一P極連接墊及一N極連接墊,該P極連接墊及該N極連接墊分別接觸並電性連接填充在該等開口中的該可固化導電介質。As described in claim 1, a circuit board structure using solder resist to define windows to form connection terminals further includes at least one flip chip LED, the flip chip LED includes a light emitting diode, a P pole connection pad, and an N pole The connection pad, the P-pole connection pad and the N-pole connection pad respectively contact and electrically connect the curable conductive medium filled in the openings. 如請求項2所述的利用防焊限定開窗形成連接端子之電路板結構,其進一步滿足下列關係式: X + Y ≧Z; 其中,X為該P極連接墊及該N極連接墊的厚度,Y為該可固化導電介質的厚度,Z為該防焊層頂面至該等連接端子頂面之斷差。As described in claim 2, the circuit board structure using solder resist to define windows to form connection terminals further satisfies the following relationship: X + Y ≧ Z; where X is the P pole connection pad and the N pole connection pad Thickness, Y is the thickness of the curable conductive medium, and Z is the breakage from the top surface of the solder mask layer to the top surfaces of the connection terminals. 如請求項1所述的利用防焊限定開窗形成連接端子之電路板結構,其中該連接端子包括一基底電路層及一表面鍍層。As described in claim 1, a circuit board structure using solder resist to define a window to form a connection terminal, wherein the connection terminal includes a base circuit layer and a surface plating layer. 如請求項4所述的利用防焊限定開窗形成連接端子之電路板結構,其中該表面鍍層的材質為:鎳、金、銀、鈀或其合金。As described in claim 4, a circuit board structure using solder resist to define a window to form a connection terminal, wherein the material of the surface plating layer is: nickel, gold, silver, palladium or an alloy thereof. 如請求項1所述的利用防焊限定開窗形成連接端子之電路板結構,其中該可固化導電介質可為:導電銅膠、導電銀膠、導電石墨膠或錫膏。As described in claim 1, a circuit board structure using solder resist to define windows to form connection terminals, wherein the curable conductive medium may be: conductive copper paste, conductive silver paste, conductive graphite paste or solder paste.
TW107123236A 2018-07-05 2018-07-05 Circuit board structure with conection terminal formed by solder mask defined process TWI682695B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
TW107123236A TWI682695B (en) 2018-07-05 2018-07-05 Circuit board structure with conection terminal formed by solder mask defined process
CN201810817338.4A CN110691459A (en) 2018-07-05 2018-07-24 Circuit board structure for forming connecting terminal by limiting opening window through solder mask
CN201821172754.5U CN208768331U (en) 2018-07-05 2018-07-24 Circuit board structure for forming connecting terminal by limiting opening window through solder mask

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW107123236A TWI682695B (en) 2018-07-05 2018-07-05 Circuit board structure with conection terminal formed by solder mask defined process

Publications (2)

Publication Number Publication Date
TWI682695B TWI682695B (en) 2020-01-11
TW202007241A true TW202007241A (en) 2020-02-01

Family

ID=66129721

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107123236A TWI682695B (en) 2018-07-05 2018-07-05 Circuit board structure with conection terminal formed by solder mask defined process

Country Status (2)

Country Link
CN (2) CN208768331U (en)
TW (1) TWI682695B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111901963B (en) * 2019-05-05 2022-01-04 诺沛半导体有限公司 Method for forming welding pad on LED carrier plate

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW472367B (en) * 2000-12-12 2002-01-11 Siliconware Precision Industries Co Ltd Passive device pad design for avoiding solder pearls
TWI232561B (en) * 2003-10-17 2005-05-11 Advanced Semiconductor Eng Substrate having bond pads for bonding redundant solder beads
TWI230994B (en) * 2004-02-25 2005-04-11 Via Tech Inc Circuit carrier
JP4070232B2 (en) * 2004-11-17 2008-04-02 日本特殊陶業株式会社 Wiring board and manufacturing method thereof
US20070297151A1 (en) * 2006-06-27 2007-12-27 Mosley Larry E Compliant conductive interconnects
TWI330053B (en) * 2006-08-14 2010-09-01 Unimicron Technology Corp Conductive connection structure formed on the surface of circuit board and manufacturing method thereof
CN201266605Y (en) * 2008-08-12 2009-07-01 欣兴电子股份有限公司 Circuit board with welding-proof layer
TWI476844B (en) * 2008-11-18 2015-03-11 Unimicron Technology Corp Method for fabricating conductive bump and circuit board structure with the same
JP2010181825A (en) * 2009-02-09 2010-08-19 Sekisui Chem Co Ltd Photosensitive composition
JP2011216506A (en) * 2010-03-31 2011-10-27 Hitachi Consumer Electronics Co Ltd Led package and led package mounting structure
US20110285013A1 (en) * 2010-05-20 2011-11-24 Taiwan Semiconductor Manufacturing Company, Ltd. Controlling Solder Bump Profiles by Increasing Heights of Solder Resists
KR101255958B1 (en) * 2011-12-28 2013-04-23 삼성전기주식회사 Method for manufacturing of circuit board
TWI487041B (en) * 2012-08-08 2015-06-01 Subtron Technology Co Ltd Package carrier and manufacturing method thereof
CN104425681A (en) * 2013-09-10 2015-03-18 菱生精密工业股份有限公司 Light emitting diode packaging structure and manufacturing method thereof
TWI657597B (en) * 2015-03-18 2019-04-21 新世紀光電股份有限公司 Edge lighting light emitting diode structure and method of manufacturing the same
CN206932478U (en) * 2017-06-14 2018-01-26 厦门利德宝电子科技股份有限公司 A kind of new aluminum-based circuit board for being used to improve LED condenser performance
TWM568018U (en) * 2018-07-05 2018-10-01 同泰電子科技股份有限公司 Circuit board structure using Solder-Mask-Defined (SMD) to form connection terminal

Also Published As

Publication number Publication date
CN208768331U (en) 2019-04-19
TWI682695B (en) 2020-01-11
CN110691459A (en) 2020-01-14

Similar Documents

Publication Publication Date Title
US20170250141A1 (en) Wiring circuit board, semiconductor device, method of manufacturing wiring circuit board, and method of manufacturing semiconductor device
US7790270B2 (en) Wiring board and semiconductor device
US9693458B2 (en) Printed wiring board, method for manufacturing printed wiring board and package-on-package
KR100653249B1 (en) Metal core, package board and fabricating method therefore
TWM568018U (en) Circuit board structure using Solder-Mask-Defined (SMD) to form connection terminal
US8785789B2 (en) Printed circuit board and method for manufacturing the same
JPWO2006027888A1 (en) Composite ceramic substrate
JP5173758B2 (en) Manufacturing method of semiconductor package
JP2013143517A (en) Substrate for mounting electronic component element
TW201424486A (en) Package substrate and electronic assembly
TWI682695B (en) Circuit board structure with conection terminal formed by solder mask defined process
TW201429326A (en) Printed circuit board with burried element and method for manufacture same and package structure
JP4158798B2 (en) Composite ceramic substrate
TWI742297B (en) Circuit board structure having gap filling layer
TWM568017U (en) Circuit board structure having caulking layer
TWI451826B (en) Multilayer printed circuit board and method for manufacturing same
CN109041414B (en) Circuit board structure and manufacturing method thereof
KR20130051141A (en) Method of forming metal wiring pattern, electronic componet and lighting device using the same
TWI658557B (en) Load circuit board and methord for manufacturing the same
KR100688697B1 (en) Method of manufacturing package substrate
CN108666293B (en) Circuit carrier plate and manufacturing method thereof
TWI655883B (en) Circuit board and method for making thereof
JP3777687B2 (en) Chip carrier
JPH1154532A (en) Package for semiconductor device
WO2017179326A1 (en) Module