TW201941420A - 具有縮小像素尺寸之微顯示器及其形成方法 - Google Patents
具有縮小像素尺寸之微顯示器及其形成方法 Download PDFInfo
- Publication number
- TW201941420A TW201941420A TW108105687A TW108105687A TW201941420A TW 201941420 A TW201941420 A TW 201941420A TW 108105687 A TW108105687 A TW 108105687A TW 108105687 A TW108105687 A TW 108105687A TW 201941420 A TW201941420 A TW 201941420A
- Authority
- TW
- Taiwan
- Prior art keywords
- circuit
- pixel
- silicon substrate
- silicon
- voltage
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 25
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 72
- 239000010703 silicon Substances 0.000 claims abstract description 72
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 70
- 238000013500 data storage Methods 0.000 claims abstract description 7
- 239000011159 matrix material Substances 0.000 claims abstract description 7
- 239000000758 substrate Substances 0.000 claims description 23
- 239000003990 capacitor Substances 0.000 claims description 18
- 238000003860 storage Methods 0.000 claims description 10
- 230000009467 reduction Effects 0.000 abstract description 4
- 230000008569 process Effects 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 2
- 230000032683 aging Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 206010025482 malaise Diseases 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008447 perception Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3258—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the voltage across the light-emitting element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8221—Three dimensional integrated circuits stacked in different levels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0439—Pixel structures
- G09G2300/0465—Improved aperture ratio, e.g. by size reduction of the pixel circuit, e.g. for improving the pixel density or the maximum displayable luminance or brightness
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Theoretical Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Electroluminescent Light Sources (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of El Displays (AREA)
Abstract
本發明提供一種垂直堆疊像素電路,其包含一上矽層上用於驅動一像素之一高電壓裝置及一下矽層上之低電壓電路(諸如矩陣定址電路、資料儲存電路及均勻性補償電路)。該上矽層及該下矽層上之該電路經由一矽穿通路而電連接。此獨特配置允許用於驅動一像素之該高電壓裝置實體定位於該下矽層中之較多數目個低電壓裝置之頂部上以達成總像素發射面積之一實質縮小。該垂直堆疊像素電路尤其適合於有機發光二極體微顯示器。
Description
本發明大體上係關於顯示器,且更特定言之,本發明係關於具有超小像素大小之有機發光二極體(OLED)微顯示器。
建構用於諸如虛擬實境(VR)之應用以增強使用者體驗之具有超小像素大小之一顯示器受到越來越多關注。既有頭戴式顯示器(HMD)系統之一常見問題係使用者在長時間使用之後感到不適(歸因於視覺輻輳調節衝突(VAC))。在克服VAC之各種提出解決方案中,最全面的預期為光場顯示器。
在光場方法中,各像素包括多個子像素,其等之各者發射定向光。在任何特定視角處,僅一個(或極少數)子像素促成自該方向所看之影像之感知解析度。因此,一光場顯示器之所需解析度隨真實深度感知所需之方向數目而增加。
為達成適合於一特定像素解析度之定向發射,足夠多之子像素必須納入像素面積以導致需要一非常小子像素面積。在一些應用中,需要小至2 mm×2 mm之一子像素面積。
使用習知矽背板技術,最小子像素面積限於為約4 mm×4 mm (16 mm2
之一面積)。此主要歸因於在像素電路中使用操作OLED所需之>5V電晶體。另外,在像素單元中用於儲存訊框週期之持續時間內之驅動位準之電容器可佔據高達50%之單元面積。像素電晶體及儲存電容器兩者無法透過縮放來縮小,因為其需要之最小尺寸由支援>5V操作所需之崩潰電場確定。
如上文所論述,縮小OLED像素電路之一限制因數係建構於一習知平面矽晶片上之組件所需之面積。因此,無法使用既有平面矽晶片製造技術來達成在一側上具有僅數微米之像素之基於OLED之微顯示器。
本發明之一目的係至少解決上述問題及/或缺點且至少提供下文將描述之優點。
限制微顯示器之像素大小縮小之一因數係使用習知平面矽晶片技術來製造其組件之事實。
本發明藉由使用三維(3D)組裝程序而非用於標準矽晶圓製造中之平面處理中所使用之兩個維度建構像素電路來提供繞過此限制之一方式。本發明之三維(3D)像素電路需要比習知像素電路小之實體空間。因此,本發明能夠製造具有比先前微顯示器高之像素密度之基於OLED之微顯示器。
本發明之一實施例係一種垂直堆疊電路,其包括:一下部分,其包括至少一低電壓電晶體;及一上部分,其安置於該下部分上方,包括至少一高電壓電晶體;其中該上部分及該下部分經由一單一電連接件而電連接。
本發明之另一實施例係一種垂直堆疊像素電路,其包括:一下部分,其包括至少一低電壓電晶體;及一上部分,其安置於該下部分上方,包括至少一有機發光二極體(OLED)及經組態以驅動該至少一OLED之像素驅動電路;其中該上部分及該下部分經由一單一電連接件而電連接。
本發明之另一實施例係一種形成一垂直堆疊像素電路之方法,其包括:提供一第一矽基板;使至少低電壓電路及至少一通路形成於該第一矽基板上;提供一第二矽基板;使高電壓電路及至少一通路形成於該第二矽基板上;將該第二矽基板附接於該第一矽基板之頂部上,其中該第二矽基板上之該至少一通路與該第一矽基板上之該至少一通路對準以形成一矽穿通路,且其中該低電壓電路及該高電壓電路經由該矽穿通路而電連接;及在該第二矽基板上製造至少一有機發光二極體。
相關案例之聲明
本申請案主張2018年2月20日申請之美國臨時申請案第62/632,920號之優先權,該案之全部揭示內容以引用的方式併入本文中。
在本發明之系統及方法之各種實施例之以下詳細描述中,闡述諸多特定細節以提供一或多個實施例之各種態樣之一透徹理解。然而,可在無此等特定細節之部分或全部之情況下實踐一或多個實施例。在其他例項中,未詳細描述熟知方法、程序及/或組件以免不必要地使實施例之態樣不清楚。
儘管已揭示較佳實施例,但熟習技術者將自展示及描述說明性實施例之以下詳細描述明白本發明之系統及方法之其他實施例。應意識到,在完全不背離本發明之精神及範疇之情況下,以下揭示內容能夠在各種明顯態樣中修改。此外,參考或未參考本發明之一特定實施例不應被解譯為限制本發明之範疇。
圖1係使用一習知矽製程來形成之不同大小之像素電路100、102及104之示意圖。各像素電路包含5個電晶體及1個電容器106。像素電路100、102及104之實體尺寸分別為15 mm×5 mm、9.6 mm×3.2 mm及8.1 mm×2.7 mm。
主要藉由縮小儲存電容器106之面積來達成像素電路100、102及104之像素面積之漸進縮小。在8.1 mm×2.7 mm像素電路104中,儲存電容器106之大小係用於該大小像素之最小可接受值。使用習知製造技術難以(若非不可能)進一步縮小像素大小。
本發明實現具有包含小至2 mm×2 mm (4 mm2
之一面積)或更小之小子像素面積之像素之一OLED微顯示器。陣列中之各像素包含像素電路及OLED材料之區域,其中像素電路及OLED材料經由一3D矽組裝程序來整合於一基板上。
一3D像素經製造以分割於在一上矽層上用於驅動OLED之一單一高電壓裝置與位於一下矽層上之一低電壓裝置群組及一溝渠電容器之間。此獨特配置允許大高電壓裝置實體定位於下矽層中之較多數目個低電壓裝置之頂部上以達成總像素發射面積之一實質縮小。就此電路組態而言,可使用諸如一DRAM製程之先進矽技術來實施下矽層功能,其亦具有允許一垂直溝渠電容器用於資料儲存以藉此進一步縮小像素面積尺寸之益處。如本文中所使用,術語「高電壓裝置」或「高電壓電晶體」係指經設計以大於約3伏特之電壓操作之一裝置或電晶體,且術語「低電壓裝置」或「高電壓電晶體」係指經設計以約3伏特或更低之電壓操作之一裝置或電晶體。
根據本發明之一說明性實施例,圖2係一垂直堆疊像素電路200之一示意圖且圖3係垂直堆疊像素電路200之一電路圖。
像素電路200包含製造於一上矽層203上之一上部分202及製造於一下矽層205上之一下部分204。上部分202包含一高電壓驅動電晶體206 (適宜為一5伏特驅動電晶體)及一OLED208。組成部分202之裝置較佳製造於一薄化矽晶圓上,該薄化矽晶圓包含在各像素處用於實現至下部分204之電路之一電連接之矽穿通路(TSV) 214。
下部分204係製造於一下矽層205上且包含矩陣定址電路、資料儲存電路及均勻性補償電路之一低電壓像素選擇子電路。資料儲存電路較佳包含適宜為一溝渠電容器之一儲存電容器210。矩陣定址電路較佳包含適宜為一切換電晶體之一選擇開關212。均勻性補償電路較佳包含低電壓電晶體(圖中未展示),其用於產生至輸入資料之一局部校正信號以確保像素之間的相同亮度效能,不管不同像素之間的驅動電晶體206及/或OLED 208之程序或老化相關變動如何。組成下部分204之所有裝置係以比上部分202低之一電壓(適宜為約1 V)操作且較佳使用一高密度縮放矽程序來製造。
因此,像素電路200分割成上部分202處之一驅動電晶體206 (例如一5伏特電晶體)及下部分204處之一低電壓(例如1伏特)裝置群組,其中僅需要一單一連接點(TSV 214)來電連接各像素之上部分202及下部分204。因為在此設計中下部分204係以一低電壓操作,所以其可易於縮放且可使用常用於DRAM晶片中之一溝渠結構來將下部分204處之儲存電容器210建構於一非常小面積中。像素電路200尤其適合於實施具有包含小至2 mm×2 mm (4 mm2
之一面積)或更小之小子像素面積之像素之一OLED微顯示器,其中各子像素由一各自像素電路200實施。
圖4係展示像素電路200之操作信號值的一曲線圖。「VAnode」表示OLED之陽極側之電壓,「VCathode」表示OLED之陰極側之電壓,「IOLED」表示通過OLED之電流,「VOLED」表示跨OLED之電壓,且「VDrive」表示施加於驅動電晶體206之閘極之電壓。
圖5係根據本發明之一說明性實施例之利用3D像素電路200之一OLED微顯示器之一製造方法之一流程圖。使用矽製程來單獨製造上部分204及下部分202。
關於下部分202,在步驟300中提供一矽晶圓305。在步驟310中,在矽晶圓上製造用於多個下部分202之CMOS裝置及將實現各完成像素電路200中之TSV 214之頂部通路開口。
關於上部分204,在步驟320中提供一矽晶圓325。在步驟330中,在矽晶圓上製造用於多個上部分204之CMOS裝置及將實現各完成像素電路200中之TSV 214之頂部通路開口。在步驟340中,機械拋光矽晶圓以將矽晶圓之厚度減小(薄化矽晶圓)至較佳小於20 mm以實現TSV 214。
在步驟350中,將含有下部分202之矽晶圓及含有上部分204之矽晶圓對準及接合。較佳地,藉由使用一低溫熱壓縮程序接合用於TSV 214中之超細節距銅對銅金屬來接合矽晶圓。本技術中已知之用於3D晶圓接合之特殊原位對準相機可用於晶圓對準。在步驟360中,在上部分204上製造OLED。可藉由使用本技術中已知之用於製造OLED之蒸鍍及沈積技術來製造OLED。接著,在步驟370中,切割組合晶圓以產生多個OLED顯示面板,OLED接著組裝至一顯示封裝中。
上述實施例及優點僅供例示且不應被解釋為限制本發明。本發明之描述意在說明,而非限制申請專利範圍之範疇。熟習技術者將明白諸多替代、修改及變動。可在不背離本發明之精神及範疇之情況下作出各種改變。
100‧‧‧像素電路
102‧‧‧像素電路
104‧‧‧像素電路
106‧‧‧電容器
200‧‧‧垂直堆疊像素電路
202‧‧‧上部分
203‧‧‧上矽層
204‧‧‧下部分
205‧‧‧下矽層
206‧‧‧驅動電晶體
208‧‧‧有機發光二極體(OLED)
210‧‧‧儲存電容器
212‧‧‧選擇開關
214‧‧‧矽穿通路(TSV)
300‧‧‧步驟
305‧‧‧矽晶圓
310‧‧‧步驟
320‧‧‧步驟
325‧‧‧矽晶圓
330‧‧‧步驟
340‧‧‧步驟
350‧‧‧步驟
360‧‧‧步驟
370‧‧‧步驟
將參考以下圖式來詳細描述本發明,在圖式中,相同元件符號係指相同元件,其中:
圖1係使用一習知矽製程來形成之不同大小之像素電路之示意圖;
圖2係根據本發明之一說明性實施例之一垂直堆疊像素電路之一示意圖;
圖3係根據本發明之一說明性實施例之圖2之垂直堆疊像素電路之一電路圖;
圖4係展示根據本發明之一說明性實施例之圖2及圖3之像素電路之操作信號值的一曲線圖;及
圖5係根據本發明之一說明性實施例之利用圖2及圖3之像素電路之一OLED微顯示器之一製造方法之一流程圖。
Claims (26)
- 一種垂直堆疊電路,其包括: 一下部分,其包括至少一低電壓電晶體;及 一上部分,其安置於該下部分上方,包括至少一高電壓電晶體; 其中該上部分及該下部分經由一電連接件而電連接。
- 如請求項1之電路,其中該高電壓電晶體包括經設計以大於3伏特之一電壓操作之一電晶體。
- 如請求項1之電路,其中該下部分及該上部分形成於各自矽層上。
- 如請求項3之電路,其中該電連接件包括一矽穿通路。
- 如請求項1之電路,其中該上部分進一步包括至少一有機發光二極體(OLED)。
- 如請求項1之電路,其中該電路之一長度及寬度小於4 mm×4 mm。
- 一種垂直堆疊像素電路,其包括: 一下部分,其包括至少一低電壓電晶體;及 一上部分,其安置於該下部分上方,包括至少一有機發光二極體(OLED)及經組態以驅動該至少一OLED之像素驅動電路; 其中該上部分及該下部分經由一電連接件而電連接。
- 如請求項7之像素電路,其中該下部分包括矩陣定址電路、資料儲存電路及均勻性補償電路。
- 如請求項7之像素電路,其中該像素驅動電路包括至少一高電壓電晶體。
- 如請求項8之像素電路,其中該矩陣定址電路包括一選擇開關且該資料儲存電路包括一儲存電容器。
- 如請求項10之像素電路,其中該儲存電容器包括一溝渠電容器。
- 如請求項7之像素電路,其中該下部分及該上部分形成於各自矽層上。
- 如請求項7之像素電路,其中該電連接件包括一矽穿通路。
- 如請求項12之像素電路,其中將含有該下部分之該矽層及含有該上部分之該矽層接合在一起。
- 如請求項12之像素電路,其中該像素電路之一長度及寬度小於4 mm×4 mm。
- 一種微顯示器,其包括複數個子像素,其中各子像素包括如請求項7之像素驅動電路。
- 一種形成一垂直堆疊像素電路之方法,其包括: 提供一第一矽基板; 在該第一矽基板上形成至少低電壓電路及至少一通路; 提供一第二矽基板; 在該第二矽基板上形成高電壓電路及至少一通路; 將該第二矽基板附接於該第一矽基板之頂部上,其中該第二矽基板上之該至少一通路與該第一矽基板上之該至少一通路對準以形成一矽穿通路,且其中該低電壓電路及該高電壓電路經由該矽穿通路而電連接;及 在該第二矽基板上製造至少一有機發光二極體。
- 如請求項17之方法,其中該低電壓電路包括矩陣定址電路、資料驅動電路及均勻性補償電路。
- 如請求項17之方法,其中該矩陣定址電路包括一選擇開關且該資料儲存電路包括一儲存電容器。
- 如請求項19之像素電路,其中該儲存電容器包括一溝渠電容器。
- 如請求項17之方法,其中該高電壓電路包括像素驅動電路。
- 如請求項21之方法,其中該像素驅動電路包括至少一高電壓電晶體。
- 如請求項17之方法,其進一步包括:在將該第二矽基板附接至該第一矽基板之前,薄化該第二矽基板。
- 如請求項23之方法,其中該第二矽基板經薄化使得其厚度小於20 mm。
- 如請求項17之方法,其進一步包括:使用複數個該垂直堆疊像素電路來製造一微顯示器。
- 如請求項17之方法,其中該像素電路之一長度及寬度小於4 mm×4 mm。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862632920P | 2018-02-20 | 2018-02-20 | |
US62/632,920 | 2018-02-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201941420A true TW201941420A (zh) | 2019-10-16 |
TWI791772B TWI791772B (zh) | 2023-02-11 |
Family
ID=67616936
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW108105687A TWI791772B (zh) | 2018-02-20 | 2019-02-20 | 具有縮小像素尺寸之微顯示器及其形成方法 |
Country Status (7)
Country | Link |
---|---|
US (2) | US10950178B2 (zh) |
EP (1) | EP3756218A1 (zh) |
JP (1) | JP7371025B2 (zh) |
KR (1) | KR102429648B1 (zh) |
CN (1) | CN111819680B (zh) |
TW (1) | TWI791772B (zh) |
WO (1) | WO2019164867A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4097710A1 (en) | 2020-01-28 | 2022-12-07 | OLEDWorks LLC | Oled display with protection circuit |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004247373A (ja) | 2003-02-12 | 2004-09-02 | Semiconductor Energy Lab Co Ltd | 半導体装置 |
US20070145367A1 (en) | 2005-12-27 | 2007-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional integrated circuit structure |
US7385283B2 (en) | 2006-06-27 | 2008-06-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three dimensional integrated circuit and method of making the same |
US7808028B2 (en) | 2007-04-18 | 2010-10-05 | International Business Machines Corporation | Trench structure and method of forming trench structure |
US7897428B2 (en) | 2008-06-03 | 2011-03-01 | International Business Machines Corporation | Three-dimensional integrated circuits and techniques for fabrication thereof |
JP5985136B2 (ja) | 2009-03-19 | 2016-09-06 | ソニー株式会社 | 半導体装置とその製造方法、及び電子機器 |
US8748288B2 (en) | 2010-02-05 | 2014-06-10 | International Business Machines Corporation | Bonded structure with enhanced adhesion strength |
JP5760923B2 (ja) | 2011-10-04 | 2015-08-12 | ソニー株式会社 | 固体撮像装置の製造方法 |
US9859348B2 (en) * | 2011-10-14 | 2018-01-02 | Diftek Lasers, Inc. | Electronic device and method of making thereof |
TW201324760A (zh) | 2011-12-07 | 2013-06-16 | Chunghwa Picture Tubes Ltd | 畫素結構及其製造方法 |
US20130168674A1 (en) | 2011-12-28 | 2013-07-04 | Rambus Inc. | Methods and Systems for Repairing Interior Device Layers in Three-Dimensional Integrated Circuits |
US8773562B1 (en) * | 2013-01-31 | 2014-07-08 | Apple Inc. | Vertically stacked image sensor |
US9691760B2 (en) * | 2013-03-12 | 2017-06-27 | Monolithic 3D Inc | Semiconductor device and structure |
US9184041B2 (en) * | 2013-06-25 | 2015-11-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit with backside structures to reduce substrate warp |
US9653342B2 (en) * | 2014-11-19 | 2017-05-16 | Texas Instruments Incorporated | Trench having thick dielectric selectively on bottom portion |
JP3197990U (ja) | 2015-03-31 | 2015-06-11 | セイコーエプソン株式会社 | 電気光学装置、及び電子機器 |
US9461131B1 (en) * | 2015-06-15 | 2016-10-04 | Texas Instruments Incorporated | High quality deep trench oxide |
DE112016003966T5 (de) | 2015-09-01 | 2018-06-14 | Sony Corporation | Gestapelter Körper |
CN106876419B (zh) * | 2015-12-10 | 2019-07-30 | 中芯国际集成电路制造(上海)有限公司 | Cmos图像传感器及其形成方法 |
US9627370B1 (en) * | 2016-04-04 | 2017-04-18 | Pdf Solutions, Inc. | Integrated circuit containing standard logic cells and library-compatible, NCEM-enabled fill cells, including at least via-open-configured, GATE-short-configured, GATECNT-short-configured, and TS-short-configured, NCEM-enabled fill cells |
CN105914202B (zh) * | 2016-06-13 | 2018-11-13 | 上海珏芯光电科技有限公司 | 显示驱动背板、显示器以及制造方法 |
CN107680958B (zh) | 2016-08-02 | 2020-01-24 | 上海珏芯光电科技有限公司 | 射频微系统封装模块及其制造方法 |
-
2019
- 2019-02-19 US US16/279,809 patent/US10950178B2/en active Active
- 2019-02-20 WO PCT/US2019/018671 patent/WO2019164867A1/en unknown
- 2019-02-20 JP JP2020566538A patent/JP7371025B2/ja active Active
- 2019-02-20 CN CN201980014394.7A patent/CN111819680B/zh active Active
- 2019-02-20 KR KR1020207027113A patent/KR102429648B1/ko active IP Right Grant
- 2019-02-20 EP EP19709603.5A patent/EP3756218A1/en active Pending
- 2019-02-20 TW TW108105687A patent/TWI791772B/zh active
-
2021
- 2021-02-16 US US17/177,007 patent/US11410606B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
KR102429648B1 (ko) | 2022-08-05 |
TWI791772B (zh) | 2023-02-11 |
KR20200123204A (ko) | 2020-10-28 |
US20210183314A1 (en) | 2021-06-17 |
CN111819680B (zh) | 2021-12-28 |
JP7371025B2 (ja) | 2023-10-30 |
US10950178B2 (en) | 2021-03-16 |
CN111819680A (zh) | 2020-10-23 |
US20190259337A1 (en) | 2019-08-22 |
WO2019164867A1 (en) | 2019-08-29 |
US11410606B2 (en) | 2022-08-09 |
EP3756218A1 (en) | 2020-12-30 |
JP2021514494A (ja) | 2021-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109887953B (zh) | 发光二极管显示器 | |
US10714547B2 (en) | Light emitting display apparatus and method of manufacturing the same | |
US9236425B2 (en) | Light emitting apparatus and electronic device with compact overlapping connection region | |
US11727859B2 (en) | Display panel and display device | |
TW201128771A (en) | Organic light emitting diode display | |
TW200303698A (en) | Organic electroluminescent device and fabricating method thereof | |
EP2206173A1 (en) | High aperture ratio pixel layout for display device | |
CN111384121B (zh) | 显示装置 | |
US11193203B2 (en) | Mask for display | |
WO2015089912A1 (zh) | 具有景深效果的3d显示面板及其显示方法 | |
WO2021102988A1 (zh) | 显示基板及其制备方法、显示装置 | |
US20210265444A1 (en) | Array substrate and light field display device | |
JP2020194673A (ja) | 表示装置、その製造方法および電気装置 | |
US11410606B2 (en) | Microdisplay with reduced pixel size and method of forming same | |
JP6462478B2 (ja) | 多分割駆動ディスプレイ及び表示装置 | |
CN114759046A (zh) | 显示装置、显示基板及其制备方法 | |
US20210296407A1 (en) | Organic light emitting diode display device | |
JP6462479B2 (ja) | 多分割駆動ディスプレイ及び表示装置 | |
CN107863371B (zh) | 一种显示面板及显示装置 | |
JP2015072761A (ja) | Oled表示装置 | |
US20220005919A1 (en) | Display panel and display device | |
KR20210001595A (ko) | 표시장치 및 이의 제조방법 | |
WO2020239009A1 (zh) | 复合像素封装结构、裸眼立体显示单元及裸眼立体显示器 | |
KR20220090956A (ko) | 표시장치 | |
WO2015087461A1 (ja) | 表示装置 |