TW201937563A - 熱處理方法 - Google Patents

熱處理方法 Download PDF

Info

Publication number
TW201937563A
TW201937563A TW108100933A TW108100933A TW201937563A TW 201937563 A TW201937563 A TW 201937563A TW 108100933 A TW108100933 A TW 108100933A TW 108100933 A TW108100933 A TW 108100933A TW 201937563 A TW201937563 A TW 201937563A
Authority
TW
Taiwan
Prior art keywords
semiconductor wafer
heat treatment
temperature
flash
chamber
Prior art date
Application number
TW108100933A
Other languages
English (en)
Other versions
TWI686848B (zh
Inventor
谷村英昭
布施和彦
Original Assignee
日商斯庫林集團股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商斯庫林集團股份有限公司 filed Critical 日商斯庫林集團股份有限公司
Publication of TW201937563A publication Critical patent/TW201937563A/zh
Application granted granted Critical
Publication of TWI686848B publication Critical patent/TWI686848B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68785Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by the mechanical construction of the susceptor, stage or support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32055Deposition of semiconductive layers, e.g. poly - or amorphous silicon layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67103Apparatus for thermal treatment mainly by conduction
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67115Apparatus for thermal treatment mainly by radiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67242Apparatus for monitoring, sorting or marking
    • H01L21/67248Temperature monitoring
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67739Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68707Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a robot blade, or gripped by a gripper for conveyance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68742Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a lifting arrangement, e.g. lift pins
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/6875Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a plurality of individual support members, e.g. support posts or protrusions

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Robotics (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

本發明提供一種可使多晶矽低電阻化之熱處理方法。
於用以製造場效電晶體之半導體晶圓之正面形成有多晶矽之閘極電極。於該多晶矽中注入有摻雜劑。藉由來自鹵素燈之光照射使半導體晶圓之溫度達到預加熱溫度T1後,立即自閃光燈對半導體晶圓之正面進行閃光照射,其後立即將鹵素燈熄滅。包含多晶矽之閘極電極之半導體晶圓之正面被加熱至預加熱溫度T1以上之時間較短,從而能夠抑制多晶矽之晶粒生長。其結果為,既多晶矽之結晶晶界之減少受到抑制,摻雜劑經由晶界之擴散亦能充分地進行,從而可使多晶矽低電阻化。

Description

熱處理方法
本發明係關於一種對閘極電極等所使用之注入有摻雜劑之多晶矽進行加熱之熱處理方法。
自先前以來,使用多晶矽作為場效電晶體之閘極電極之材料(例如參照專利文獻1)。為了提高場效電晶體之元件特性,適當地控制由多晶矽所形成之閘極電極之電阻值使其低電阻化較為重要。向多晶矽中注入硼(B)、砷(As)、磷(P)等摻雜劑,並藉由加熱處理使該摻雜劑擴散並活化,藉此能夠實現多晶矽之低電阻化。
[先前技術文獻]
[專利文獻]
[專利文獻1]日本專利特開2008-277420號公報
[發明所欲解決之問題]
然而,若對多晶之多晶矽進行加熱處理,則矽之晶粒會生長而粗大化。若如此,則結晶晶界會變少,摻雜劑經由晶界之擴散會受到阻礙。若摻雜劑之擴散受到阻礙,則多晶矽之低電阻化將變得困難。
本發明係鑒於上述問題而完成者,目的在於提供一種可使多晶矽低電阻化之熱處理方法。
[解決問題之技術手段]
為了解決上述問題,技術方案1之發明係一種對注入有摻雜劑之多晶矽進行加熱之熱處理方法,其特徵在於具備:預加熱步驟,其係自連續點亮燈對形成有注入有摻雜劑之多晶矽之基板照射光而將該基板加熱至第1溫度;及毫秒退火步驟,其係於上述基板達到上述第1溫度後,立即將上述基板於未達1秒內加熱至較上述第1溫度更高溫之第2溫度;且於上述毫秒退火步驟後,立即將上述連續點亮燈熄滅。
又,技術方案2之發明係根據技術方案1之發明之熱處理方法,其特徵在於:於上述基板達到上述第1溫度後,於1秒以內執行上述毫秒退火步驟。
又,技術方案3之發明係根據技術方案2之發明之熱處理方法,其特徵在於:於上述毫秒退火步驟後,於1秒以內將上述連續點亮燈熄滅。
又,技術方案4之發明係根據技術方案1之發明之熱處理方法,其特徵在於:上述毫秒退火步驟中之上述基板之加熱時間為100奈秒以上100毫秒以下。
又,技術方案5之發明係根據技術方案1之發明之熱處理方法,其特徵在於:於上述毫秒退火步驟中,自閃光燈對上述基板照射閃光而加熱上述基板。
[發明之效果]
根據技術方案1至技術方案5之發明,自連續點亮燈對形成有注入有摻雜劑之多晶矽之基板照射光,並於該基板達到第1溫度後,立即將該基板於未達1秒內加熱至較第1溫度更高溫之第2溫度,其後立即將連續點亮燈熄滅,因此,多晶矽被加熱至第1溫度以上之時間較短,可抑制多晶矽之結晶出現晶粒生長導致晶界減少之情況,而使摻雜劑充分地擴散,從而可使多晶矽低電阻化。
以下,一面參照圖式一面對本發明之實施形態進行詳細說明。
首先,對用以實施本發明之熱處理方法之熱處理裝置進行說明。圖1係表示於實施本發明之熱處理方法時所使用之熱處理裝置1之構成的縱剖視圖。圖1之熱處理裝置1係藉由對作為基板之圓板形狀之半導體晶圓W進行閃光照射而加熱該半導體晶圓W之閃光燈退火裝置。成為處理對象之半導體晶圓W之尺寸並無特別限定,例如為300 mm或450 mm。再者,於圖1及以後之各圖中,為了容易理解,而視需要誇大或簡化各部之尺寸或數量而描繪。
熱處理裝置1具備:腔室6,其收容半導體晶圓W;閃光加熱部5,其內置複數個閃光燈FL;及鹵素加熱部4,其內置複數個鹵素燈HL。於腔室6之上側設置有閃光加熱部5,並且於下側設置有鹵素加熱部4。又,熱處理裝置1於腔室6之內部具備:保持部7,其將半導體晶圓W以水平姿勢保持;及移載機構10,其於保持部7與裝置外部之間進行半導體晶圓W之交接。進而,熱處理裝置1具備控制部3,該控制部3對鹵素加熱部4、閃光加熱部5及腔室6中所設置之各動作機構進行控制使其等執行半導體晶圓W之熱處理。
腔室6係於筒狀之腔室側部61之上下安裝石英製之腔室窗而構成。腔室側部61具有上下開口之大致筒形狀,於上側開口安裝上側腔室窗63而封閉,於下側開口安裝下側腔室窗64而封閉。構成腔室6之頂壁之上側腔室窗63係由石英所形成之圓板形狀構件,且作為使自閃光加熱部5出射之閃光透過至腔室6內之石英窗發揮功能。又,構成腔室6之地板部之下側腔室窗64亦係由石英所形成之圓板形狀構件,且作為使來自鹵素加熱部4之光透過至腔室6內之石英窗發揮功能。
又,於腔室側部61內側之壁面之上部安裝有反射環68,於下部安裝有反射環69。反射環68、69均形成為圓環狀。上側之反射環68藉由自腔室側部61之上側嵌入而安裝。另一方面,下側之反射環69藉由自腔室側部61之下側嵌入並利用省略圖示之螺釘予以固定而安裝。即,反射環68、69均裝卸自如地安裝於腔室側部61。腔室6之內側空間、即由上側腔室窗63、下側腔室窗64、腔室側部61及反射環68、69所包圍之空間被規定為熱處理空間65。
藉由在腔室側部61安裝反射環68、69,而於腔室6之內壁面形成凹部62。即,形成由腔室側部61之內壁面中未安裝反射環68、69之中央部分、反射環68之下端面、及反射環69之上端面所包圍之凹部62。凹部62沿著水平方向呈圓環狀形成於腔室6之內壁面,並圍繞保持半導體晶圓W之保持部7。腔室側部61及反射環68、69由強度及耐熱性優異之金屬材料(例如不鏽鋼)所形成。
又,於腔室側部61,形成設置有用以針對腔室6進行半導體晶圓W之搬入及搬出之搬送開口部(爐口)66。搬送開口部66被設為能夠藉由閘閥185而開閉。搬送開口部66與凹部62之外周面連通連接。因此,於閘閥185將搬送開口部66打開時,可自搬送開口部66通過凹部62向熱處理空間65搬入半導體晶圓W且自熱處理空間65搬出半導體晶圓W。又,當閘閥185將搬送開口部66關閉時,腔室6內之熱處理空間65成為密閉空間。
進而,於腔室側部61穿設有貫通孔61a。於腔室側部61之外壁面之設置有貫通孔61a之部位安裝有放射溫度計20。貫通孔61a係用以將自保持於下述晶座74之半導體晶圓W之下表面放射之紅外光引導至放射溫度計20的圓筒狀之孔。貫通孔61a係以其貫通方向之軸與保持於晶座74之半導體晶圓W之主面相交之方式,相對於水平方向傾斜地設置。於貫通孔61a之面向熱處理空間65之側之端部安裝有透明窗21,該透明窗21包含氟化鋇材料,使放射溫度計20能夠測定之波長區域之紅外光透過。
又,於腔室6之內壁上部,形成設置有向熱處理空間65供給處理氣體之氣體供給孔81。氣體供給孔81形成設置於較凹部62更靠上側位置,亦可設置於反射環68。氣體供給孔81經由呈圓環狀形成於腔室6之側壁內部之緩衝空間82而與氣體供給管83連通連接。氣體供給管83連接於處理氣體供給源85。又,於氣體供給管83之路徑中途介插有閥84。當打開閥84時,自處理氣體供給源85向緩衝空間82輸送處理氣體。流入至緩衝空間82之處理氣體以於流體阻力較氣體供給孔81小之緩衝空間82內擴散之方式流動而自氣體供給孔81被供給至熱處理空間65內。作為處理氣體,例如可使用氮氣(N2 )等惰性氣體、或氫氣(H2 )、氨氣(NH3 )等反應性氣體、或者將其等混合而成之混合氣體(於本實施形態中為氮氣)。
另一方面,於腔室6之內壁下部,形成設置有將熱處理空間65內之氣體排出之氣體排出孔86。氣體排出孔86形成設置於較凹部62更靠下側位置,亦可設置於反射環69。氣體排出孔86經由呈圓環狀形成於腔室6之側壁內部之緩衝空間87而與氣體排出管88連通連接。氣體排出管88連接於排氣部190。又,於氣體排出管88之路徑中途介插有閥89。當打開閥89時,熱處理空間65之氣體自氣體排出孔86經由緩衝空間87被排出至氣體排出管88。再者,氣體供給孔81及氣體排出孔86可沿著腔室6之圓周方向設置複數個,亦可為狹縫狀者。又,處理氣體供給源85及排氣部190可為設置於熱處理裝置1之機構,亦可為設置熱處理裝置1之工廠之實體。
又,於搬送開口部66之前端亦連接有將熱處理空間65內之氣體排出之氣體排出管191。氣體排出管191經由閥192而連接於排氣部190。藉由打開閥192,而經由搬送開口部66將腔室6內之氣體排出。
圖2係表示保持部7之整體外觀之立體圖。保持部7係具備基台環71、連結部72及晶座74而構成。基台環71、連結部72及晶座74均由石英所形成。即,保持部7整體由石英所形成。
基台環71係自圓環形狀缺損一部分而成之圓弧形狀之石英構件。該缺損部分係為了防止下述移載機構10之移載臂11與基台環71之干涉而設置。基台環71藉由被載置於凹部62之底面,而由腔室6之壁面支持(參照圖1)。於基台環71之上表面,沿著其圓環形狀之圓周方向豎立設置有複數個連結部72(於本實施形態中為4個)。連結部72亦為石英構件,藉由熔接而固著於基台環71。
晶座74由設置於基台環71之4個連結部72支持。圖3係晶座74之俯視圖。又,圖4係晶座74之剖視圖。晶座74具備保持板75、導環76及複數個基板支持銷77。保持板75係由石英所形成之大致圓形之平板狀構件。保持板75之直徑大於半導體晶圓W之直徑。即,保持板75具有較半導體晶圓W大之平面尺寸。
於保持板75之上表面周緣部設置有導環76。導環76係具有較半導體晶圓W之直徑大之內徑的圓環形狀之構件。例如,於半導體晶圓W之直徑為300 mm之情形時,導環76之內徑為320 mm。導環76之內周係設為如自保持板75朝向上方變寬般之傾斜面。導環76由與保持板75相同之石英所形成。導環76可熔接於保持板75之上表面,亦可藉由另外加工所得之銷等固定於保持板75。或者,還可將保持板75與導環76加工成一體之構件。
將保持板75之上表面中較導環76更靠內側之區域設為保持半導體晶圓W之平面狀之保持面75a。於保持板75之保持面75a豎立設置有複數個基板支持銷77。於本實施形態中,沿著與保持面75a之外周圓(導環76之內周圓)為同心圓之圓周上以30°為單位豎立設置有共計12個基板支持銷77。配置有12個基板支持銷77之圓之直徑(對向之基板支持銷77間之距離)小於半導體晶圓W之直徑,若半導體晶圓W之直徑為300 mm,則該圓之直徑為270 mm~280 mm(於本實施形態中為270 mm)。各個基板支持銷77由石英所形成。複數個基板支持銷77可藉由熔接而設置於保持板75之上表面,亦可與保持板75加工成一體。
返回至圖2,豎立設置於基台環71之4個連結部72與晶座74之保持板75之周緣部藉由熔接而固著。即,晶座74與基台環71藉由連結部72而固定地連結。藉由將此種保持部7之基台環71支持於腔室6之壁面,而將保持部7安裝至腔室6。於保持部7被安裝於腔室6之狀態下,晶座74之保持板75成為水平姿勢(法線與鉛直方向一致之姿勢)。即,保持板75之保持面75a成為水平面。
被搬入至腔室6之半導體晶圓W係以水平姿勢載置並保持於被安裝於腔室6之保持部7之晶座74上。此時,半導體晶圓W由豎立設置於保持板75上之12個基板支持銷77支持而保持於晶座74。更嚴密而言,12個基板支持銷77之上端部與半導體晶圓W之下表面接觸而支持該半導體晶圓W。12個基板支持銷77之高度(自基板支持銷77之上端至保持板75之保持面75a為止之距離)均一,因此可利用12個基板支持銷77將半導體晶圓W呈水平姿勢支持。
又,半導體晶圓W係自保持板75之保持面75a隔開特定間隔地由複數個基板支持銷77支持。導環76之厚度大於基板支持銷77之高度。因此,由複數個基板支持銷77支持之半導體晶圓W之水平方向之位置偏移藉由導環76得以防止。
又,如圖2及圖3所示,於晶座74之保持板75,上下貫通地形成有開口部78。開口部78係為了供放射溫度計20接收自半導體晶圓W之下表面放射之放射光(紅外光)而設置。即,放射溫度計20經由開口部78及安裝於腔室側部61之貫通孔61a之透明窗21接收自半導體晶圓W之下表面放射之光而測定該半導體晶圓W之溫度。進而,於晶座74之保持板75,穿設有供下述移載機構10之頂起銷12貫通以交接半導體晶圓W之4個貫通孔79。
圖5係移載機構10之俯視圖。又,圖6係移載機構10之側視圖。移載機構10具備2根移載臂11。移載臂11係設為如沿著大致圓環狀之凹部62般之圓弧形狀。於各個移載臂11豎立設置有2根頂起銷12。移載臂11及頂起銷12由石英所形成。各移載臂11係設為能夠藉由水平移動機構13而旋動。水平移動機構13使一對移載臂11於對保持部7進行半導體晶圓W之移載之移載動作位置(圖5之實線位置)與俯視下不和保持於保持部7之半導體晶圓W重疊之退避位置(圖5之二點鏈線位置)之間水平移動。作為水平移動機構13,可為利用個別馬達使各移載臂11分別旋動者,亦可為使用連桿機構並利用1個馬達使一對移載臂11連動地旋動者。
又,一對移載臂11藉由升降機構14而與水平移動機構13一併升降移動。當升降機構14使一對移載臂11於移載動作位置上升時,共計4根頂起銷12通過穿設於晶座74之貫通孔79(參照圖2、3),頂起銷12之上端自晶座74之上表面突出。另一方面,若升降機構14使一對移載臂11於移載動作位置下降而將頂起銷12自貫通孔79拔出,且水平移動機構13使一對移載臂11以打開之方式移動,則各移載臂11移動至退避位置。一對移載臂11之退避位置係保持部7之基台環71之正上方。由於基台環71載置於凹部62之底面,故而移載臂11之退避位置成為凹部62之內側。再者,構成為於移載機構10之設置有驅動部(水平移動機構13及升降機構14)之部位附近亦設置有省略圖示之排氣機構,而將移載機構10之驅動部周邊之氣體排出至腔室6之外部。
返回至圖1,設置於腔室6之上方之閃光加熱部5係於殼體51之內側具備包含複數根(於本實施形態中為30根)氙氣閃光燈FL之光源、及以覆蓋該光源之上方之方式設置之反射器52而構成。又,於閃光加熱部5之殼體51之底部安裝有燈光放射窗53。構成閃光加熱部5之地板部之燈光放射窗53係由石英所形成之板狀石英窗。藉由將閃光加熱部5設置於腔室6之上方,從而燈光放射窗53與上側腔室窗63相對向。閃光燈FL自腔室6之上方經由燈光放射窗53及上側腔室窗63對熱處理空間65照射閃光。
複數個閃光燈FL係分別具有長條之圓筒形狀之棒狀燈,且以各自之長度方向沿著保持於保持部7之半導體晶圓W之主面(亦即沿著水平方向)相互平行之方式呈平面狀排列。由此,藉由閃光燈FL之排列而形成之平面亦為水平面。複數個閃光燈FL排列之區域大於半導體晶圓W之平面尺寸。
氙氣閃光燈FL具備:圓筒形狀之玻璃管(放電管),其係於其內部封入氙氣且於其兩端部配設有連接於電容器之陽極及陰極;以及觸發電極,其附設於該玻璃管之外周面上。由於氙氣為電性絕緣體,故而即便於電容器中蓄積有電荷,通常狀態下於玻璃管內亦不會有電流流通。然而,於對觸發電極施加高電壓而破壞了絕緣之情形時,電容器中所蓄積之電流瞬間流至玻璃管內,藉由此時之氙原子或氙分子之激發而發射光。此種氙氣閃光燈FL具有如下特徵:由於預先蓄積於電容器之靜電能量會被轉換成0.1毫秒至100毫秒之極短之光脈衝,故而與如鹵素燈HL般之連續點亮之光源相比能夠照射極強之光。即,閃光燈FL係於未達1秒之極短時間內瞬間發光之脈衝發光燈。再者,閃光燈FL之發光時間可根據對閃光燈FL進行電力供給之燈電源之線圈常數進行調整。
又,反射器52係於複數個閃光燈FL之上方以覆蓋其等整體之方式設置。反射器52之基本功能係將自複數個閃光燈FL出射之閃光反射至熱處理空間65側。反射器52由鋁合金板形成,其正面(面向閃光燈FL之側之面)藉由噴砂處理而被實施了粗面化加工。
設置於腔室6之下方之鹵素加熱部4於殼體41之內側內置有複數根(於本實施形態中為40根)鹵素燈HL。鹵素加熱部4利用複數個鹵素燈HL自腔室6之下方經由下側腔室窗64向熱處理空間65照射光而加熱半導體晶圓W。
圖7係表示複數個鹵素燈HL之配置之俯視圖。40根鹵素燈HL分為上下2段配置。於靠近保持部7之上段配設20根鹵素燈HL,並且於相較上段而言離保持部7更遠之下段亦配設有20根鹵素燈HL。各鹵素燈HL係具有長條之圓筒形狀之棒狀燈。於上段、下段,20根鹵素燈HL均以各自之長度方向沿著保持於保持部7之半導體晶圓W之主面(亦即沿著水平方向)相互平行之方式排列。由此,於上段、下段,藉由鹵素燈HL之排列而形成之平面均為水平面。
又,如圖7所示,於上段、下段,相較與保持於保持部7之半導體晶圓W之中央部對向之區域而言,與周緣部對向之區域中之鹵素燈HL之配設密度均更高。即,於上下段,相較燈排列之中央部而言,周緣部之鹵素燈HL之配設間距均更短。因此,可對在藉由自鹵素加熱部4照射光而進行加熱時容易產生溫度下降之半導體晶圓W之周緣部照射更多光量。
又,由上段之鹵素燈HL構成之燈組與由下段之鹵素燈HL構成之燈組以呈格子狀交叉之方式排列。即,以配置於上段之20根鹵素燈HL之長度方向與配置於下段之20根鹵素燈HL之長度方向相互正交之方式配設有共計40根鹵素燈HL。
鹵素燈HL係藉由對配設於玻璃管內部之燈絲通電使燈絲白熾化而發光之燈絲方式之光源。於玻璃管之內部封入有向氮氣或氬氣等惰性氣體導入微量之鹵族元素(碘、溴等)而得之氣體。藉由導入鹵族元素,能夠抑制燈絲之折損並且將燈絲之溫度設定為高溫。因此,鹵素燈HL具有如下特性:與普通之白熾燈泡相比,壽命長,且可連續地照射強光。即,鹵素燈HL係連續發光至少1秒以上之連續點亮燈。又,鹵素燈HL由於係棒狀燈,故而壽命長,藉由將鹵素燈HL沿著水平方向配置,而使之成為向上方之半導體晶圓W之放射效率優異者。
又,於鹵素加熱部4之殼體41內,亦於2段鹵素燈HL之下側設置有反射器43(圖1)。反射器43將自複數個鹵素燈HL出射之光反射至熱處理空間65側。
控制部3對設置於熱處理裝置1之上述各種動作機構進行控制。作為控制部3之硬件之構成與普通計算機相同。即,控制部3具備:作為進行各種運算處理之電路之CPU(Central Processing Unit,中央處理單元)、作為記憶基本程式之讀出專用記憶體之ROM(Read Only Memory,唯讀記憶體)、作為記憶各種資訊之讀寫自如之記憶體之RAM(Random Access Memory,隨機存取記憶體)、及預先記憶有控制用軟體或資料等之磁碟。藉由控制部3之CPU執行特定之處理程式,而進行熱處理裝置1中之處理。
除上述構成以外,熱處理裝置1為了防止於半導體晶圓W之熱處理時因自鹵素燈HL及閃光燈FL產生之熱能導致鹵素加熱部4、閃光加熱部5及腔室6之溫度過度上升,還具備各種冷卻用構造。例如,於腔室6之壁體設置有水冷管(省略圖示)。又,鹵素加熱部4及閃光加熱部5係設為於內部形成氣體流而進行排熱之空冷構造。又,亦向上側腔室窗63與燈光放射窗53之間隙供給空氣,而將閃光加熱部5及上側腔室窗63冷卻。
其次,對本發明之熱處理方法進行說明。圖8係模式性地表示被搬入至熱處理裝置1予以處理之半導體晶圓W所形成之元件構造之圖。於本實施形態中,於半導體晶圓W形成有場效電晶體(FET:Field effect transistor)。於矽(Si)基材101上成膜二氧化矽(SiO2 )之閘極絕緣膜105,且於該閘極絕緣膜105上形成有多晶矽之閘極電極108。於閘極電極108之兩側方設置有SiN之側壁106。又,於基材101形成有源極區域102與汲極區域103。於源極區域102與汲極區域103之間之通道上形成閘極電極108。基材101為單晶之矽,相對於此,閘極電極108由多晶矽(polycrystalline silicon)所形成。多晶矽係結晶方位不同之多個矽晶粒之集合體。
於被搬入至熱處理裝置1之前之步驟中於半導體晶圓W形成有如圖8所示之元件構造,於多晶矽之閘極電極108注入有硼、砷、磷等摻雜劑。然後,於熱處理裝置1中使注入至閘極電極108之摻雜劑擴散並活化。以下,對熱處理裝置1中之半導體晶圓W之熱處理進行說明。以下所說明之熱處理裝置1之處理順序係藉由控制部3控制熱處理裝置1之各動作機構而進行。
首先,於搬入半導體晶圓W之前打開用以供氣之閥84,並且打開排氣用之閥89、192而開始針對腔室6內之供氣排氣。當打開閥84時,自氣體供給孔81向熱處理空間65供給氮氣。又,當打開閥89時,自氣體排出孔86將腔室6內之氣體排出。藉此,自腔室6內之熱處理空間65之上部供給之氮氣流向下方,並自熱處理空間65之下部被排出。
又,藉由打開閥192,亦自搬送開口部66排出腔室6內之氣體。進而,利用省略圖示之排氣機構,亦將移載機構10之驅動部周邊之氣體排出。再者,於熱處理裝置1中之半導體晶圓W之熱處理時將氮氣持續地供給至熱處理空間65,其供給量根據處理步驟而適當變更。
繼而,打開閘閥185而使搬送開口部66打開,藉由裝置外部之搬送機器人經由搬送開口部66將半導體晶圓W搬入至腔室6內之熱處理空間65。此時,有伴隨著半導體晶圓W之搬入而夾帶裝置外部之氣體之虞,但由於向腔室6持續供給氮氣,故而氮氣自搬送開口部66流出,而可將此種外部氣體之夾帶抑制為最小限度。
由搬送機器人搬入之半導體晶圓W進出至保持部7之正上方位置後停止。然後,移載機構10之一對移載臂11自退避位置水平移動至移載動作位置並上升,藉此頂起銷12通過貫通孔79自晶座74之保持板75之上表面突出而接收半導體晶圓W。此時,頂起銷12上升至較基板支持銷77之上端更靠上方。
將半導體晶圓W載置於頂起銷12後,搬送機器人自熱處理空間65退出,利用閘閥185將搬送開口部66關閉。然後,一對移載臂11下降,藉此,半導體晶圓W自移載機構10被交付給保持部7之晶座74並以水平姿勢自下方被保持。半導體晶圓W由豎立設置於保持板75上之複數個基板支持銷77支持而保持於晶座74。又,半導體晶圓W係將形成有閘極電極108等元件構造之正面作為上表面而保持於保持部7。於由複數個基板支持銷77支持之半導體晶圓W之背面(與正面為相反側之主面)與保持板75之保持面75a之間形成指定之間隔。下降至晶座74之下方之一對移載臂11藉由水平移動機構13而退避至退避位置、即凹部62之內側。
圖9係表示半導體晶圓W之正面溫度之變化之圖。於半導體晶圓W之正面形成有閘極電極108等元件構造。由此,圖9亦係表示多晶矽之閘極電極108之溫度變化之圖。於半導體晶圓W以水平姿勢被由石英所形成之保持部7之晶座74自下方保持後,於時刻t1鹵素加熱部4之40根鹵素燈HL同時點亮而開始預加熱(輔助加熱)。自鹵素燈HL出射之鹵素光透過由石英所形成之下側腔室窗64及晶座74而照射至半導體晶圓W之下表面。藉由接收來自鹵素燈HL之光照射,包含閘極電極108之半導體晶圓W整體被預加熱而溫度上升。再者,移載機構10之移載臂11由於已退避至凹部62之內側,故而不會成為利用鹵素燈HL進行加熱之障礙。
於利用鹵素燈HL進行預加熱時,藉由放射溫度計20測定半導體晶圓W之溫度。即,放射溫度計20通過透明窗21接收自保持於晶座74之半導體晶圓W之下表面經由開口部78所放射之紅外光而測定升溫中之晶圓溫度。所測定之半導體晶圓W之溫度被傳達給控制部3。控制部3一面監視藉由來自鹵素燈HL之光照射而升溫之半導體晶圓W之溫度是否已達到特定之預加熱溫度T1(第1溫度),一面控制鹵素燈HL之輸出。即,控制部3基於放射溫度計20之測定值,以半導體晶圓W之溫度成為預加熱溫度T1之方式對鹵素燈HL之輸出進行反饋控制。預加熱溫度T1為200℃以上700℃以下,較佳為300℃以上500℃以下。又,控制部3基於放射溫度計20之測定值,以達到預加熱溫度T1為止之半導體晶圓W之升溫速度為10℃/秒以上之方式控制鹵素燈HL之輸出。
藉由來自鹵素燈HL之光照射,於時刻t2半導體晶圓W之溫度達到預先設定之預加熱溫度T1。然後,於時刻t2半導體晶圓W之溫度達到預加熱溫度T1後,立即由閃光加熱部5之閃光燈FL對保持於晶座74之半導體晶圓W之正面進行閃光照射。具體而言,於半導體晶圓W之溫度達到預加熱溫度T1後於1秒以內進行閃光照射。此時,自閃光燈FL放射之閃光之一部分直接射向腔室6內,另一部分暫時被反射器52反射後射向腔室6內,藉由該等閃光之照射進行半導體晶圓W之急速加熱。
急速加熱由於係藉由來自閃光燈FL之閃光(flash)照射而進行,故而可於短時間內使半導體晶圓W之正面溫度上升。即,自閃光燈FL照射之閃光係將預先蓄積於電容器之靜電能量轉換成極短之光脈衝所得之照射時間極短為0.1毫秒以上100毫秒以下左右且較強之閃光。藉由照射時間極短之閃光照射而被急速加熱之半導體晶圓W之正面溫度於瞬間上升至處理溫度T2(第2溫度)後,快速地下降。處理溫度T2為1100℃以上1400℃以下,較佳為1200℃以上1350℃以下。由於閃光照射時間為100毫秒以下之極短時間,故而急速加熱時之半導體晶圓W之加熱時間亦為100毫秒以下。即,急速加熱係將半導體晶圓W之正面於未達1秒內加熱至處理溫度T2之毫秒退火。
藉由使形成有閘極電極108等之半導體晶圓W之正面於短時間內自預加熱溫度T1升溫至處理溫度T2,而使注入至閘極電極108之摻雜劑充分地擴散並活化。其結果為,可使多晶矽之閘極電極108低電阻化。
其次,於來自閃光燈FL之閃光照射結束後,立即將40根鹵素燈HL同時熄滅。具體而言,閃光照射結束後於1秒以內將鹵素燈HL熄滅。於半導體晶圓W之溫度達到預加熱溫度T1後立即進行閃光照射,進而,其後立即將鹵素燈HL熄滅,因此,如圖9所示,幾乎於時刻t2同時進行閃光照射與鹵素燈HL之熄滅。即,幾乎於半導體晶圓W之溫度達到預加熱溫度T1之同時,進行閃光照射與鹵素燈HL之熄滅。
藉由將鹵素燈HL熄滅,半導體晶圓W之溫度自預加熱溫度T1亦快速地降溫。此時之半導體晶圓W之降溫速度為10℃/秒以上。降溫中之半導體晶圓W之溫度由放射溫度計20測定,其測定結果被傳達給控制部3。控制部3根據放射溫度計20之測定結果監視半導體晶圓W之溫度是否已降溫到特定溫度。然後,於半導體晶圓W之溫度降溫至特定以下後,移載機構10之一對移載臂11再次自退避位置水平移動至移載動作位置並上升,藉此頂起銷12自晶座74之上表面突出而自晶座74接收熱處理後之半導體晶圓W。繼而,打開由閘閥185關閉之搬送開口部66,藉由裝置外部之搬送機器人將載置於頂起銷12上之半導體晶圓W搬出,從而熱處理裝置1中之半導體晶圓W之加熱處理結束。
如上所述,當對多晶矽之閘極電極108進行加熱時,矽之晶粒生長而粗大化,而有結晶晶界減少之虞。於最極端之情形時,若多晶矽由於晶粒生長而成為單晶,則結晶晶界會消失。若如此,則摻雜劑之擴散會受到阻礙,而無法使閘極電極108低電阻化。尤其是於利用熱處理裝置1進行閘極電極108之加熱處理之情形時,有於利用鹵素燈HL進行預加熱時矽之晶粒生長得較大之虞。
因此,於本實施形態中,藉由來自鹵素燈HL之光照射使半導體晶圓W之溫度達到預加熱溫度T1後,立即自閃光燈FL對半導體晶圓W之正面進行閃光照射,其後立即將鹵素燈HL熄滅。即,幾乎於藉由來自鹵素燈HL之光照射使半導體晶圓W之溫度達到預加熱溫度T1之同時,自閃光燈FL進行閃光照射,並且將鹵素燈HL熄滅。
因此,包含多晶矽之閘極電極108之半導體晶圓W之正面被加熱至預加熱溫度T1以上之時間較短(即便較長亦為2秒以下),可抑制形成閘極電極108之多晶矽之晶粒生長得較大而粗大化。其結果為,既多晶矽之結晶晶界之減少得到抑制,摻雜劑經由晶界之擴散亦充分地進行。
又,由於一面確保閘極電極108中之結晶晶界,一面加熱未達1秒使半導體晶圓W之正面自預加熱溫度T1升溫至相對高溫之處理溫度T2,故而可使注入至閘極電極108之摻雜劑充分地擴散並活化。其結果為,可使多晶矽之閘極電極108低電阻化,從而可使場效電晶體之元件特性良好。
以上,對本發明之實施形態進行了說明,但本發明能夠於不脫離其主旨之範圍內除上述內容以外進行各種變更。例如,於上述實施形態中,藉由來自閃光燈FL之閃光照射使半導體晶圓W之正面自預加熱溫度T1瞬間升溫至處理溫度T2,但並不限定於此。例如,亦可代替急速加熱,而進行對半導體晶圓W之正面照射雷射光而使該正面自預加熱溫度T1升溫至處理溫度T2之雷射退火。藉由雷射退火之半導體晶圓W之加熱時間為100奈秒以上1秒以下。總之,只要進行於未達1秒內將已達到預加熱溫度T1之半導體晶圓W之正面加熱至處理溫度T2之毫秒退火即可。
又,於上述實施形態中,於閃光加熱部5具備30根閃光燈FL,但並不限定於此,閃光燈FL之根數可設為任意數量。又,閃光燈FL並不限定於氙氣閃光燈,亦可為氪氣閃光燈。又,鹵素加熱部4所具備之鹵素燈HL之根數亦不限定於40根,可設為任意數量。
又,於上述實施形態中,使用燈絲方式之鹵素燈HL作為連續發光1秒以上之連續點亮燈來進行半導體晶圓W之預加熱,但並不限定於此,亦可使用放電型之電弧燈(例如氙氣電弧燈)代替鹵素燈HL作為連續點亮燈而進行預加熱。
又,於上述實施形態中,對形成於半導體晶圓W正面之多晶矽之閘極電極108實施本發明之熱處理而進行低電阻化,但並不限定於此,亦可對其他形態之多晶矽元件應用本發明之熱處理方法。例如,亦可於半導體晶圓W之正面形成電阻元件等多晶矽元件,並對其應用本發明之熱處理方法。
又,閘極絕緣膜105亦可為使用相對介電常數高於二氧化矽之高介電常數材料之高介電常數閘極絕緣膜(High-k膜)。
1‧‧‧熱處理裝置
3‧‧‧控制部
4‧‧‧鹵素加熱部
5‧‧‧閃光加熱部
6‧‧‧腔室
7‧‧‧保持部
10‧‧‧移載機構
11‧‧‧移載臂
12‧‧‧頂起銷
13‧‧‧水平移動機構
14‧‧‧升降機構
20‧‧‧放射溫度計
21‧‧‧透明窗
41‧‧‧殼體
43‧‧‧反射器
51‧‧‧殼體
52‧‧‧反射器
53‧‧‧燈光放射窗
61‧‧‧腔室側部
61a‧‧‧貫通孔
62‧‧‧凹部
63‧‧‧上側腔室窗
64‧‧‧下側腔室窗
65‧‧‧熱處理空間
66‧‧‧搬送開口部
68‧‧‧反射環
69‧‧‧反射環
71‧‧‧基台環
72‧‧‧連結部
74‧‧‧晶座
75‧‧‧保持板
75a‧‧‧保持面
76‧‧‧導環
77‧‧‧基板支持銷
78‧‧‧開口部
79‧‧‧貫通孔
81‧‧‧氣體供給孔
82‧‧‧緩衝空間
83‧‧‧氣體供給管
84‧‧‧閥
85‧‧‧處理氣體供給源
86‧‧‧氣體排出孔
87‧‧‧緩衝空間
88‧‧‧氣體排出管
89‧‧‧閥
101‧‧‧基材
102‧‧‧源極區域
103‧‧‧汲極區域
105‧‧‧閘極絕緣膜
106‧‧‧側壁
108‧‧‧閘極電極
185‧‧‧閘閥
190‧‧‧排氣部
191‧‧‧氣體排出管
192‧‧‧閥
FL‧‧‧閃光燈
HL‧‧‧鹵素燈
T1‧‧‧預加熱溫度(第1溫度)
t1‧‧‧時刻
T2‧‧‧處理溫度(第2溫度)
t2‧‧‧時刻
W‧‧‧半導體晶圓
圖1係表示於實施本發明之熱處理方法時所使用之熱處理裝置之構成的縱剖視圖。
圖2係表示保持部之整體外觀之立體圖。
圖3係晶座之俯視圖。
圖4係晶座之剖視圖。
圖5係移載機構之俯視圖。
圖6係移載機構之側視圖。
圖7係表示複數個鹵素燈之配置之俯視圖。
圖8係模式性地表示被搬入至熱處理裝置中予以處理之半導體晶圓所形成之元件構造之圖。
圖9係表示半導體晶圓之正面溫度之變化之圖。

Claims (5)

  1. 一種熱處理方法,其特徵在於:其係對注入有摻雜劑之多晶矽進行加熱者,且具備: 預加熱步驟,其係自連續點亮燈對形成有注入有摻雜劑之多晶矽之基板照射光而將該基板加熱至第1溫度;以及 毫秒退火步驟,其係於上述基板達到上述第1溫度後,立即將上述基板於未達1秒內加熱至較上述第1溫度更高溫之第2溫度;且 於上述毫秒退火步驟後,立即將上述連續點亮燈熄滅。
  2. 如請求項1之熱處理方法,其中 於上述基板達到上述第1溫度後,於1秒以內執行上述毫秒退火步驟。
  3. 如請求項2之熱處理方法,其中 於上述毫秒退火步驟後,於1秒以內將上述連續點亮燈熄滅。
  4. 如請求項1之熱處理方法,其中 上述毫秒退火步驟中之上述基板之加熱時間為100奈秒以上100毫秒以下。
  5. 如請求項1之熱處理方法,其中 於上述毫秒退火步驟中,自閃光燈對上述基板照射閃光而加熱上述基板。
TW108100933A 2018-02-28 2019-01-10 熱處理方法 TWI686848B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2018-034915 2018-02-28
JP2018034915A JP2019149521A (ja) 2018-02-28 2018-02-28 熱処理方法

Publications (2)

Publication Number Publication Date
TW201937563A true TW201937563A (zh) 2019-09-16
TWI686848B TWI686848B (zh) 2020-03-01

Family

ID=67684013

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108100933A TWI686848B (zh) 2018-02-28 2019-01-10 熱處理方法

Country Status (5)

Country Link
US (1) US20190267250A1 (zh)
JP (1) JP2019149521A (zh)
KR (1) KR20190103940A (zh)
CN (1) CN110211878A (zh)
TW (1) TWI686848B (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10840114B1 (en) * 2016-07-26 2020-11-17 Raytheon Company Rapid thermal anneal apparatus and method
DE102020208184A1 (de) 2020-06-30 2021-12-30 Singulus Technologies Aktiengesellschaft Heizsystem und Verfahren zum Aufheizen von großflächigen Substraten

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002198322A (ja) * 2000-12-27 2002-07-12 Ushio Inc 熱処理方法及びその装置
US20050124129A1 (en) * 2003-10-10 2005-06-09 Takayuki Ito Method of fabrication of silicon-gate MIS transistor
JP2008277420A (ja) 2007-04-26 2008-11-13 Toshiba Corp 半導体装置およびその製造方法
JP5507102B2 (ja) * 2009-03-19 2014-05-28 大日本スクリーン製造株式会社 熱処理装置および熱処理方法
JP2011077143A (ja) * 2009-09-29 2011-04-14 Dainippon Screen Mfg Co Ltd 熱処理装置
TWI566300B (zh) * 2011-03-23 2017-01-11 斯克林集團公司 熱處理方法及熱處理裝置
JP5955658B2 (ja) * 2012-06-15 2016-07-20 株式会社Screenホールディングス 熱処理方法および熱処理装置

Also Published As

Publication number Publication date
US20190267250A1 (en) 2019-08-29
JP2019149521A (ja) 2019-09-05
TWI686848B (zh) 2020-03-01
CN110211878A (zh) 2019-09-06
KR20190103940A (ko) 2019-09-05

Similar Documents

Publication Publication Date Title
TWI625791B (zh) 熱處理裝置及熱處理方法
TWI699834B (zh) 熱處理裝置及熱處理方法
TWI668763B (zh) 熱處理方法
TWI660409B (zh) 熱處理方法及熱處理裝置
TWI677908B (zh) 摻雜物導入方法及熱處裡方法
CN110634765A (zh) 热处理装置
TW201921449A (zh) 摻雜物導入方法及熱處理方法
TWI638389B (zh) 熱處理用承載器及熱處理裝置
CN111656489A (zh) 热处理方法及热处理装置
JP6720033B2 (ja) 熱処理装置
JP6622617B2 (ja) 熱処理装置
TW201937563A (zh) 熱處理方法
CN114068326A (zh) 热处理方法
TW201834071A (zh) 熱處理裝置
US10777427B2 (en) Light irradiation type heat treatment method
TW202107542A (zh) 熱處理方法
WO2019181048A1 (ja) 熱処理方法および熱処理装置
US11183403B2 (en) Light irradiation type heat treatment apparatus
US20230207348A1 (en) Heat treatment apparatus
TW201941309A (zh) 熱處理裝置及熱處理方法
TW201843741A (zh) 棒狀燈及熱處理裝置
JP7355607B2 (ja) サセプタの製造方法、サセプタおよび熱処理装置
TWI706447B (zh) 熱處理裝置
TWI720683B (zh) 熱處理方法及熱處理裝置
TWI682464B (zh) 熱處理裝置