TW201909273A - Etching method and etching device - Google Patents

Etching method and etching device Download PDF

Info

Publication number
TW201909273A
TW201909273A TW107117356A TW107117356A TW201909273A TW 201909273 A TW201909273 A TW 201909273A TW 107117356 A TW107117356 A TW 107117356A TW 107117356 A TW107117356 A TW 107117356A TW 201909273 A TW201909273 A TW 201909273A
Authority
TW
Taiwan
Prior art keywords
gas
etching
film
chamber
processing gas
Prior art date
Application number
TW107117356A
Other languages
Chinese (zh)
Other versions
TWI767002B (en
Inventor
神戶喬史
Original Assignee
日商東京威力科創股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商東京威力科創股份有限公司 filed Critical 日商東京威力科創股份有限公司
Publication of TW201909273A publication Critical patent/TW201909273A/en
Application granted granted Critical
Publication of TWI767002B publication Critical patent/TWI767002B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67069Apparatus for fluid treatment for etching for drying etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film

Abstract

It can improve the quality of flat panel display (FPD). An etching method comprises a loading step of loading a substrate to be processed into a chamber, wherein a plurality of elements are formed on the substrate, and the electrode layer is formed on the semiconductor layer and comprises a first Ti film, an Al film and a second Ti film; a supplying step of supplying the first process gas into the chamber; a first etching step of etching the second Ti film included in the electrode layer of each element by a plasma of the first process gas, and etching the Al film included in the electrode layer of each element until the first Ti film is exposed in any element; a switching step of switching the process gas to be supplied into the chamber from the first process gas to the second process gas containing N2 gas; and a second etching step of resuming etching the electrode layer of each element by a plasma of the second process gas.

Description

蝕刻方法及蝕刻裝置Etching method and etching device

本發明之各種態樣及實施形態,係關於蝕刻方法及蝕刻裝置。Various aspects and embodiments of the present invention relate to an etching method and an etching apparatus.

FPD(Flat Panel Display)所使用之薄膜電晶體(TFT:Thin Film Transistor),係藉由一面在玻璃基板等的基板上,將閘極電極或閘極絕緣膜、半導體層等圖案化,一面依序層積的方式而形成。從高電子移動率或消耗電力低等的觀點來看,在TFT之通道,係使用由銦(In)、鎵(Ga)及鋅(Zn)所構成的氧化物半導體。像這樣的氧化物半導體,係即便為非晶質狀態,亦具有比較高的電子移動率。因此,以在TFT之通道使用氧化物半導體的方式,可實現高速的開關動作。Thin film transistors (TFT: Thin Film Transistor) used in FPD (Flat Panel Display) are patterned on a glass substrate, such as a gate electrode, a gate insulating film, a semiconductor layer, and the like. Formed by sequential stratification. From the viewpoint of high electron mobility and low power consumption, an oxide semiconductor composed of indium (In), gallium (Ga), and zinc (Zn) is used in the channel of the TFT. Such an oxide semiconductor has a relatively high electron mobility even in an amorphous state. Therefore, by using an oxide semiconductor in the channel of the TFT, a high-speed switching operation can be realized.

例如,在通道蝕刻型之底部閘極構造的TFT中,係在玻璃基板上依序形成閘極電極、閘極絕緣膜、氧化物半導體膜後,在氧化物半導體膜上形成電極膜,其後,以電漿等蝕刻其金屬膜,藉此,形成源極電極及汲極電極。作為形成源極電極及汲極電極之電極膜,係例如大多使用層積有鈦(Ti)膜、鋁(Al)膜及Ti膜的金屬膜,作為該情況下之蝕刻氣體,係使用含氯氣體例如Cl2 氣體。 [先前技術文獻] [專利文獻]For example, in a gate-etched TFT with a bottom gate structure, a gate electrode, a gate insulating film, and an oxide semiconductor film are sequentially formed on a glass substrate, and then an electrode film is formed on the oxide semiconductor film. The metal film is etched with a plasma or the like, thereby forming a source electrode and a drain electrode. As the electrode film forming the source electrode and the drain electrode, for example, a metal film in which a titanium (Ti) film, an aluminum (Al) film, and a Ti film are laminated is often used. As an etching gas in this case, chlorine-containing gas is used A gas such as Cl 2 gas. [Prior Art Literature] [Patent Literature]

[專利文獻1] 日本特開2000-235968號公報[Patent Document 1] Japanese Patent Laid-Open No. 2000-235968

[本發明所欲解決之課題][Problems to be Solved by the Invention]

然而,在FPD中,係為了抑制畫質之偏差,從而要求精度良好地加工FPD所含有之多數個TFT。但是,由於近年來之FPD,係有大型化的傾向,因此,在FPD之製造工程中,係變得難以均勻地加工被配置於大型之玻璃基板的多數個TFT。However, in the FPD, it is required to accurately process a plurality of TFTs included in the FPD in order to suppress variations in image quality. However, in recent years, the FPD tends to become larger. Therefore, in the FPD manufacturing process, it becomes difficult to uniformly process a plurality of TFTs arranged on a large glass substrate.

例如,根據玻璃基板上之電漿的分布,係存在有電極膜之蝕刻速率依每個部位而異的情形。因此,在位於蝕刻速率較低之部位的TFT中,當繼續蝕刻直至電極膜被確實地蝕刻為止時,導致在位於蝕刻速率較高之部位的TFT中,被蝕刻至電極膜之下層的氧化物半導體層。藉此,各TFT之氧化物半導體的厚度產生偏差,從而導致FPD的品質劣化。For example, depending on the distribution of the plasma on the glass substrate, there may be cases where the etching rate of the electrode film varies depending on each part. Therefore, in a TFT located at a low etching rate, when the etching is continued until the electrode film is etched surely, the TFT located at a high etching rate is etched to the oxide below the electrode film. Semiconductor layer. As a result, the thickness of the oxide semiconductor of each TFT varies, and the quality of the FPD is deteriorated.

又,在位於蝕刻速率低之部位的TFT中,當繼續電漿所致之蝕刻直至電極膜被確實地蝕刻為止時,位於蝕刻速率高之部位之TFT的氧化物半導體層,係長時間地被曝露於電漿。藉此,存在有氧化物半導體層之特性發生變化的情形。藉此,各TFT之氧化物半導體的特性產生偏差,從而導致FPD的品質劣化。 [用以解決課題之手段]Further, in a TFT located at a low etching rate, when the etching by plasma is continued until the electrode film is reliably etched, the oxide semiconductor layer of the TFT located at a high etching rate is exposed for a long time. In plasma. Thereby, the characteristics of the oxide semiconductor layer may be changed. This causes variations in the characteristics of the oxide semiconductor of each TFT, resulting in deterioration of the quality of the FPD. [Means to solve the problem]

本發明之一態樣,係一種蝕刻方法,其特徵係,包含有:搬入工程;供給工程;第1蝕刻工程;切換工程;及第2蝕刻工程。搬入工程中,係將設置了「在半導體層上形成電極層」之複數個元件的被處理基板搬入至腔室內,該電極層,係在第1Ti膜上層積Al膜,在Al膜上層積第2Ti膜。供給工程中,係將第1處理氣體供給至腔室內。第1蝕刻工程中,係在腔室內,藉由第1處理氣體之電漿,蝕刻各元件之電極層所含有的第2Ti膜,並於任一元件,蝕刻各元件之電極層所含有的Al膜直至第1Ti膜露出為止。切換工程中,係將被供給至腔室內之處理氣體從第1處理氣體切換成包含N2 氣體的第2處理氣體。第2蝕刻工程中,係在腔室內,藉由第2處理氣體之電漿,再度開始進行各元件之電極層的蝕刻。 [發明之效果]One aspect of the present invention is an etching method, which is characterized in that it includes: a moving-in process; a supply process; a first etching process; a switching process; and a second etching process. In the moving-in process, a processed substrate provided with a plurality of elements "forming an electrode layer on a semiconductor layer" is moved into the chamber. The electrode layer is an Al film laminated on the first Ti film, and the first layer is laminated on the Al film. 2Ti film. In the supply process, the first processing gas is supplied into the chamber. In the first etching process, the second Ti film contained in the electrode layer of each element is etched by the plasma of the first processing gas in the chamber, and the Al contained in the electrode layer of each element is etched in any element. Until the first Ti film is exposed. In the switching process, the processing gas supplied into the chamber is switched from the first processing gas to the second processing gas containing N 2 gas. In the second etching process, the electrode layer of each element is etched again in the chamber by the plasma of the second processing gas. [Effect of the invention]

根據本發明之各種態樣及實施形態,可使FPD的品質提升。According to various aspects and embodiments of the present invention, the quality of FPD can be improved.

本案揭示之蝕刻方法,係於一實施形態,包含有:搬入工程;供給工程;第1蝕刻工程;第1切換工程;及第2蝕刻工程。搬入工程中,係將設置了「在半導體層上形成電極層」之複數個元件的被處理基板搬入至腔室內,該電極層,係在第1Ti膜上層積Al膜,在Al膜上層積第2Ti膜。供給工程中,係將第1處理氣體供給至腔室內。第1蝕刻工程中,係在腔室內,藉由第1處理氣體之電漿,蝕刻各元件之電極層所含有的第2Ti膜,並於任一元件,蝕刻各元件之電極層所含有的Al膜直至第1Ti膜露出為止。第1切換工程中,係將被供給至腔室內之處理氣體從第1處理氣體切換成包含N2 氣體的第2處理氣體。第2蝕刻工程中,係在腔室內,藉由第2處理氣體之電漿,再度開始進行各元件之電極層的蝕刻。The etching method disclosed in this case is based on an embodiment and includes: a moving-in process; a supply process; a first etching process; a first switching process; and a second etching process. In the moving-in process, a processed substrate provided with a plurality of elements "forming an electrode layer on a semiconductor layer" is moved into the chamber. The electrode layer is an Al film laminated on the first Ti film, and the first layer is laminated on the Al film. 2Ti film. In the supply process, the first processing gas is supplied into the chamber. In the first etching process, the second Ti film contained in the electrode layer of each element is etched by the plasma of the first processing gas in the chamber, and the Al contained in the electrode layer of each element is etched in any element. Until the first Ti film is exposed. In the first switching process, the processing gas supplied into the chamber is switched from the first processing gas to a second processing gas containing N 2 gas. In the second etching process, the electrode layer of each element is etched again in the chamber by the plasma of the second processing gas.

又,本案揭示之蝕刻方法中,係於一實施形態,亦可更包含有:第1判定工程,測定第1蝕刻工程中存在於腔室內的空間之對應Ti元素之波長之光的發光強度,並判定該發光強度是否減少後轉為增加。第1切換工程中,係亦可在第1判定工程,當被判定為對應Ti元素之波長之光的發光強度減少後轉為增加的情況下,將被供給至腔室內之處理氣體從第1處理氣體切換成第2處理氣體。In addition, the etching method disclosed in this case is based on an embodiment, and may further include: a first determination process for measuring the light emission intensity of light corresponding to the wavelength of the Ti element in the space existing in the chamber during the first etching process, And it is judged whether the luminous intensity turns to increase after decreasing. In the first switching process, it is also possible to use the first judgment process. When the luminous intensity of light determined to be corresponding to the wavelength of the Ti element decreases and increases, the processing gas supplied to the chamber is changed from the first The processing gas is switched to the second processing gas.

又,在本案揭示之蝕刻方法的一個實施形態中,第1處理氣體,係亦可為BCl3 氣體及Cl2 氣體的混合氣體或亦可為Cl2 氣體,第2處理氣體,係亦可為Cl2 氣體及N2 氣體的混合氣體。Moreover, in one embodiment of the etching method disclosed in the present application, the first processing gas may be a mixed gas of BCl 3 gas and Cl 2 gas or may be Cl 2 gas, and the second processing gas may be A mixed gas of Cl 2 gas and N 2 gas.

又,本案揭示之蝕刻方法中,係於一個實施形態,更包含有:第2切換工程;及第3蝕刻工程。第2切換工程中,係在第2蝕刻工程,所有元件中之第1Ti膜露出後,將被供給至腔室內之處理氣體從第2處理氣體切換成不包含氮元素的第3處理氣體。第3蝕刻工程中,係在腔室內,藉由第3處理氣體之電漿,再度開始進行各元件之電極層的蝕刻。In addition, the etching method disclosed in this case is based on one embodiment, and further includes: a second switching process; and a third etching process. In the second switching process, in the second etching process, after the first Ti film of all the elements is exposed, the processing gas supplied into the chamber is switched from the second processing gas to a third processing gas that does not include a nitrogen element. In the third etching process, the etching of the electrode layer of each element is started again in the chamber with the plasma of the third processing gas.

又,本案揭示之蝕刻方法中,係於一個實施形態,亦可更包含有:第2判定工程,測定第2蝕刻工程中存在於腔室內的空間之對應Ti元素之波長之光的發光強度,並判定該發光強度之增加率是否成為預定值以下。第2切換工程中,係亦可在第2判定工程,當被判定為對應Ti元素之波長之光的發光強度之增加率成為預定值以下的情況下,將被供給至腔室內之處理氣體從第2處理氣體切換成第3處理氣體。In addition, the etching method disclosed in this case is based on one embodiment, and may further include a second determination process for measuring the light emission intensity of light having a wavelength corresponding to the Ti element in the space existing in the chamber during the second etching process. It is determined whether the increase rate of the luminous intensity is equal to or less than a predetermined value. In the second switching process, it is also possible to perform the second determination process. When the increase rate of the luminous intensity of light corresponding to the wavelength of the Ti element is determined to be less than a predetermined value, the processing gas to be supplied into the chamber is removed from The second processing gas is switched to the third processing gas.

又,在本案揭示之蝕刻方法的一個實施形態中,第3處理氣體,係亦可為BCl3 氣體及Cl2 氣體的混合氣體或亦可為Cl2 氣體。Furthermore, in one embodiment of the etching method disclosed in the present application, the third processing gas may be a mixed gas of BCl 3 gas and Cl 2 gas, or may be Cl 2 gas.

又,在本案揭示之蝕刻方法的一個實施形態中,半導體層,係亦可為氧化物半導體。Moreover, in one embodiment of the etching method disclosed in this application, the semiconductor layer may be an oxide semiconductor.

又,在本案揭示之蝕刻方法的一個實施形態中,氧化物半導體,係亦可構成TFT(Thin Film Transistor)之通道。Moreover, in one embodiment of the etching method disclosed in this application, the oxide semiconductor may also constitute a channel of a TFT (Thin Film Transistor).

本案揭示之蝕刻裝置,係於一個實施形態,具備有腔室;載置台;供給部;生成部;及控制部。載置台,係被設置於腔室內,載置有設置了「在半導體層上形成電極層」之複數個元件的被處理基板,該電極層,係在第1Ti膜上層積Al膜,在Al膜上層積第2Ti膜。供給部,係將處理氣體供給至腔室內。生成部,係在被處理基板被載置於載置台的狀態下,生成被供給至腔室內之處理氣體的電漿。控制部,係執行:第1蝕刻工程;切換工程;及第2蝕刻工程。第1蝕刻工程中,控制部,係控制供給部,使第1處理氣體供給至腔室內,且控制生成部,在腔室內生成第1處理氣體之電漿,藉此,蝕刻各元件之電極層所含有的第2Ti膜,並於任一元件,蝕刻各元件之電極層所含有的Al膜直至第1Ti膜露出為止。切換工程中,控制部,係控制供給部,將被供給至腔室內之處理氣體從第1處理氣體切換成包含N2 氣體的第2處理氣體。第2蝕刻工程中,控制部,係控制生成部,在腔室內生成第2處理氣體之電漿,藉此,再度開始進行各元件之電極層的蝕刻。The etching apparatus disclosed in this case is based on one embodiment, and includes a chamber, a mounting table, a supply section, a generation section, and a control section. The mounting table is installed in the chamber, and a substrate to be processed on which a plurality of elements "forming an electrode layer on a semiconductor layer" are placed is placed. The electrode layer is formed by laminating an Al film on the first Ti film, A 2Ti film is laminated on it. The supply unit supplies the processing gas into the chamber. The generating unit generates a plasma of a processing gas to be supplied into a chamber in a state where a substrate to be processed is placed on a mounting table. The control unit executes: the first etching process; the switching process; and the second etching process. In the first etching process, the control unit controls the supply unit to supply the first processing gas into the chamber, and controls the generation unit to generate the plasma of the first processing gas in the chamber, thereby etching the electrode layer of each element. For the second Ti film contained, the Al film contained in the electrode layer of each element is etched in any element until the first Ti film is exposed. In the switching process, the control unit controls the supply unit to switch the processing gas supplied into the chamber from the first processing gas to the second processing gas containing N 2 gas. In the second etching process, the control unit controls the generation unit to generate the plasma of the second processing gas in the chamber, thereby restarting the etching of the electrode layer of each element.

以下,參閱圖面,詳細地說明關於本案揭示之蝕刻方法及蝕刻裝置的實施形態。另外,並非藉由以下的本實施形態來限定本案揭示之蝕刻方法及蝕刻裝置。Hereinafter, embodiments of the etching method and the etching apparatus disclosed in this case will be described in detail with reference to the drawings. In addition, the etching method and the etching apparatus disclosed in the present application are not limited by the following embodiment.

[蝕刻裝置1之構成]   圖1,係表示蝕刻裝置1之一例的圖。蝕刻裝置1,係具有本體10及控制部20。蝕刻裝置1,係藉由電漿蝕刻被形成於被處理基板W上之金屬膜的裝置。本實施形態中,被處理基板W,係例如FPD面板,經由蝕刻裝置1所致之蝕刻處理,在被處理基板W上形成複數個TFT。另外,以下中,係將被形成於被處理基板W上的各TFT記載為元件D。[Configuration of Etching Apparatus 1] FIG. 1 is a diagram showing an example of the etching apparatus 1. The etching apparatus 1 includes a main body 10 and a control unit 20. The etching apparatus 1 is an apparatus for etching a metal film formed on a substrate W to be processed by plasma. In this embodiment, the substrate W to be processed is, for example, an FPD panel, and a plurality of TFTs are formed on the substrate W to be processed by the etching process by the etching apparatus 1. In the following, each TFT formed on the substrate to be processed W is referred to as an element D.

本體10,係例如具有角筒形狀之氣密的腔室101,由內壁面經陽極氧化處理的鋁所形成。腔室101,係接地。腔室101,係藉由介電質壁102被區劃成上下,介電質壁102之上面側成為收容了天線之天線室103,介電質壁102之下面側成為生成電漿的處理室104。介電質壁102,係由Al2 O3 等的陶瓷或石英等所構成,且構成處理室104之頂棚壁。The main body 10 is, for example, an airtight chamber 101 having a rectangular tube shape, and is formed of anodized aluminum on an inner wall surface. The chamber 101 is grounded. The chamber 101 is divided into upper and lower sides by a dielectric wall 102. The upper side of the dielectric wall 102 becomes an antenna chamber 103 containing an antenna, and the lower side of the dielectric wall 102 becomes a processing chamber 104 for generating plasma. . The dielectric wall 102 is made of a ceramic such as Al 2 O 3 or quartz, and constitutes a ceiling wall of the processing chamber 104.

在腔室101中之天線室103的側壁103a與處理室104的側壁104a之間,係設置有突出於內側的支撐棚架105,介電質壁102,係藉由該支撐棚架105所支撐。Between the side wall 103a of the antenna chamber 103 and the side wall 104a of the processing chamber 104 in the chamber 101, a support scaffold 105 and a dielectric wall 102 protruding from the inside are provided by the support scaffold 105 .

在介電質壁102之下側部分,係嵌入有將處理氣體供給至處理室104內的淋浴頭框體111。淋浴頭框體111,係例如藉由複數根懸吊具(未圖示),成為被吊掛於腔室101之頂棚的狀態。A shower head frame 111 for supplying a processing gas into the processing chamber 104 is embedded in a lower portion of the dielectric wall 102. The shower head frame 111 is in a state of being hung from the ceiling of the chamber 101 by a plurality of hangers (not shown), for example.

淋浴頭框體111,係例如由表面經陽極氧化處理之鋁等的導電性材料所構成。在淋浴頭框體111之內部,係形成有往水平方向擴展的氣體擴散室112,在氣體擴散室112,係連通有朝向下方延伸的複數個氣體吐出孔112a。The shower head frame 111 is made of, for example, a conductive material such as anodized aluminum. A gas diffusion chamber 112 extending horizontally is formed inside the shower head housing 111, and a plurality of gas discharge holes 112a extending downward are communicated with the gas diffusion chamber 112.

在介電質壁102之上面大致中央,係以連通於氣體擴散室112的方式,設置有氣體供給管124。氣體供給管124,係從腔室101之頂棚朝腔室101的外部貫通,且被連接於氣體供給機構120。A gas supply pipe 124 is provided at approximately the center of the upper surface of the dielectric wall 102 so as to communicate with the gas diffusion chamber 112. The gas supply pipe 124 penetrates from the ceiling of the chamber 101 to the outside of the chamber 101 and is connected to the gas supply mechanism 120.

氣體供給機構120,係具有氣體供給源121a、氣體供給源121b、MFC(Mass Flow Controller)122a、MFC122b、閥123a及閥123b。氣體供給機構120,係供給部之一例。MFC122a,係例如被連接於供給Cl2 氣體等的含氯氣體之氣體供給源121a,控制從氣體供給源121a所供給之氣體的流量。閥123a,係控制氣體向氣體供給管124的供給及停止供給,該氣體,係流量藉由MFC122a所控制。The gas supply mechanism 120 includes a gas supply source 121a, a gas supply source 121b, an MFC (Mass Flow Controller) 122a, an MFC 122b, a valve 123a, and a valve 123b. The gas supply mechanism 120 is an example of a supply unit. The MFC 122a is, for example, connected to a gas supply source 121a that supplies a chlorine-containing gas such as Cl 2 gas, and controls the flow rate of the gas supplied from the gas supply source 121a. The valve 123a controls the supply and stop of the gas to the gas supply pipe 124, and the gas flow rate is controlled by the MFC 122a.

MFC122b,係例如被連接於供給N2氣體等的含氮氣體之氣體供給源121b,控制從氣體供給源121b所供給之氣體的流量。閥123b,係控制氣體向氣體供給管124的供給及停止供給,該氣體,係流量藉由MFC122b所控制。The MFC 122b is, for example, connected to a gas supply source 121b that supplies a nitrogen-containing gas such as N2 gas, and controls the flow rate of the gas supplied from the gas supply source 121b. The valve 123b controls the supply and stop of the gas to the gas supply pipe 124, and the flow rate of the gas is controlled by the MFC 122b.

從氣體供給機構120所供給之氣體,係經由氣體供給管124被供給至淋浴頭框體111內,並擴散於淋浴頭框體111的氣體擴散室112內。而且,擴散於氣體擴散室112內之氣體,係從淋浴頭框體111之下面的氣體吐出孔112a被吐出至處理室104內的空間。The gas supplied from the gas supply mechanism 120 is supplied into the shower head frame 111 through the gas supply pipe 124 and diffuses into the gas diffusion chamber 112 of the shower head frame 111. The gas diffused in the gas diffusion chamber 112 is discharged from a gas discharge hole 112 a below the shower head frame 111 to a space in the processing chamber 104.

在天線室103內,係配設有天線113。天線113,係具有:天線線113a,藉由銅或鋁等的導電性高之金屬所形成。天線線113a,係形成為環狀或螺旋狀等的任意形狀。天線113,係藉由間隔件117自介電質壁102間隔開,該間隔物117,係由絕緣構件所構成。An antenna 113 is provided in the antenna chamber 103. The antenna 113 includes an antenna line 113a made of a highly conductive metal such as copper or aluminum. The antenna line 113a is formed in an arbitrary shape such as a loop or a spiral. The antenna 113 is spaced from the dielectric wall 102 by a spacer 117, and the spacer 117 is made of an insulating member.

在天線線113a之端子118,係連接有朝天線室103的上方延伸之供電構件116的一端。在供電構件116之另一端,係連接有供電線119的一端,在供電線119之另一端,係經由匹配器114連接有高頻電源115。高頻電源115,係經由匹配器114、供電線119、供電構件116及端子118,將例如13.56MHz之頻率的高頻電力供給至天線113。藉此,在位於天線113之下方的處理室104內形成感應電場,藉由該感應電場,使從淋浴頭框體111所供給之氣體電漿化,並在處理室104內生成感應耦合電漿。淋浴頭框體111及天線113,係生成部的一例。The terminal 118 of the antenna line 113 a is connected to one end of a power feeding member 116 that extends upward from the antenna chamber 103. The other end of the power supply member 116 is connected to one end of a power supply line 119, and the other end of the power supply line 119 is connected to a high-frequency power source 115 via a matching device 114. The high-frequency power source 115 supplies high-frequency power having a frequency of, for example, 13.56 MHz to the antenna 113 via the matching unit 114, the power supply line 119, the power supply member 116, and the terminal 118. Thereby, an induction electric field is formed in the processing chamber 104 located below the antenna 113, and the gas supplied from the shower head frame 111 is plasmatized by the induced electric field, and an induction coupling plasma is generated in the processing chamber 104. . The shower head housing 111 and the antenna 113 are examples of a generating unit.

在處理室104內之底壁,係經由間隔物126,設置有載置被處理基板W的載置台130,該間隔物126,係藉由絕緣性構件形成為框狀。載置台130,係具有:基材131,被設置於間隔物126上;靜電夾具132,被設置於基材131上;及保護構件133,由絕緣性構件所形成,覆蓋基材131及靜電夾具132的側壁。基材131及靜電夾具132,係呈與被處理基板W之形狀對應的矩形狀,載置台130之整體被形成為四角板狀或柱狀。間隔物126及保護構件133,係由氧化鋁等的絕緣性陶瓷所構成。A bottom wall in the processing chamber 104 is provided with a mounting table 130 on which a substrate W to be processed is mounted via a spacer 126 formed in a frame shape by an insulating member. The mounting table 130 includes a substrate 131 provided on the spacer 126, an electrostatic fixture 132 provided on the substrate 131, and a protective member 133 formed of an insulating member and covering the substrate 131 and the electrostatic fixture. 132 sidewalls. The base material 131 and the electrostatic jig 132 have a rectangular shape corresponding to the shape of the substrate W to be processed, and the entire mounting table 130 is formed in a rectangular plate shape or a column shape. The spacer 126 and the protective member 133 are made of an insulating ceramic such as alumina.

靜電夾具132,係被設置於基材131的上面。靜電夾具132,係具有:介電質層145,由陶瓷熔射膜所構成;及電極146,被設置於介電質層145的內部。電極146,係例如可採用板狀、膜狀、格子狀、網狀等的各種形態。在電極146,係經由供電線147連接有直流電源148,且施加有從直流電源148所供給的直流電壓。從直流電源148經由供電線147被施加至電極146之直流電壓,係藉由開關(未圖示)所控制。藉由從直流電源148所施加之直流電壓,在電極146產生庫倫力或強生拉貝克力等的靜電吸附力,載置於靜電夾具132上之被處理基板W被吸附保持於靜電夾具132的上面。作為靜電夾具132之介電質層145,係可使用Al2 O3 或Y2 O3 等。The electrostatic jig 132 is provided on the upper surface of the base material 131. The electrostatic chuck 132 includes a dielectric layer 145 made of a ceramic diffusing film and an electrode 146 provided inside the dielectric layer 145. The electrode 146 can take various forms such as a plate shape, a film shape, a lattice shape, and a mesh shape. A DC power source 148 is connected to the electrode 146 via a power supply line 147, and a DC voltage supplied from the DC power source 148 is applied. The DC voltage applied from the DC power source 148 to the electrode 146 via the power supply line 147 is controlled by a switch (not shown). The DC voltage applied from the DC power source 148 generates an electrostatic adsorption force such as Coulomb's force or Johnson's Rabeck force on the electrode 146, and the substrate W to be processed placed on the electrostatic fixture 132 is held on the electrostatic fixture 132 by suction . As the dielectric layer 145 of the electrostatic jig 132, Al 2 O 3 or Y 2 O 3 can be used.

在基材131,係經由供電線151,連接有匹配器152及高頻電源153。經由供電線151及匹配器152,對基材131供給高頻電力,藉此,離子被引入至配置於基材131之上方的被處理基板W。藉由高頻電源153被供給至基材131之高頻電力的頻率,係例如50kHz~10MHz之範圍的頻率,例如3.2MHz。A matching device 152 and a high-frequency power source 153 are connected to the base material 131 via a power supply line 151. High-frequency power is supplied to the base material 131 through the power supply line 151 and the matcher 152, whereby ions are introduced into the substrate W to be processed disposed above the base material 131. The frequency of the high-frequency power supplied to the substrate 131 by the high-frequency power source 153 is, for example, a frequency in a range of 50 kHz to 10 MHz, for example, 3.2 MHz.

另外,在載置台130之基材131內,係設置有用以控制被處理基板W之溫度的溫度調整機構及溫度感測器(皆未圖示)。又,在本體10,係設置有傳熱氣體供給機構(未圖示),該傳熱氣體供給機構,係在被處理基板W被載置於載置台130的狀態下,將用以調節被處理基板W與載置台130之間的熱傳達量之傳熱氣體例如He氣體供給至被處理基板W與載置台130之間。而且,在載置台130,係設置有可相對於靜電夾具132之上面側突出/沒入的複數個升降銷(未圖示),該複數個升降銷,係用以進行被處理基板W之收授。In addition, a temperature adjustment mechanism and a temperature sensor (both not shown) for controlling the temperature of the substrate W to be processed are provided in the base material 131 of the mounting table 130. In addition, the body 10 is provided with a heat transfer gas supply mechanism (not shown). This heat transfer gas supply mechanism is used to adjust the processed substrate in a state where the processed substrate W is placed on the mounting table 130. A heat transfer gas, such as He gas, for a heat transfer amount between the substrate W and the mounting table 130 is supplied between the substrate W to be processed and the mounting table 130. Furthermore, a plurality of lifting pins (not shown) are provided on the mounting table 130 so as to protrude and sink into the upper side of the electrostatic jig 132, and the plurality of lifting pins are used to collect the substrate W to be processed. Grant.

在處理室104之側壁104a,係設置有用以將被處理基板W朝處理室104搬入及搬出的搬入搬出口155,搬入搬出口155,係可藉由閘閥G進行開關。藉由閘閥G被控制成開啟狀態的方式,可經由搬入搬出口155進行被處理基板W之搬入及搬出。The side wall 104a of the processing chamber 104 is provided with a loading / unloading port 155 for loading and unloading the substrate W to be processed into and from the processing chamber 104. The loading / unloading port 155 is opened and closed by a gate valve G. By controlling the gate valve G to be in an open state, the substrate W to be processed can be carried in and out through the carrying in / out port 155.

又,在處理室104之側壁104a,係例如設置有藉由石英等所形成的窗106。處理室104內所生成的電漿中之離子或自由基等發出的光,係經由窗106被放射至處理室104之外部。在窗106之外部,係設置有發光監控器170。發光監控器170,係接收從窗106洩漏的光,並根據所接收的光,依每個波長測定電漿中之各元件發出的光之強度。在本實施形態中,發光監控器170,係測定對應Ti元素之波長之光的發光強度。The side wall 104a of the processing chamber 104 is provided with a window 106 formed of, for example, quartz or the like. Light emitted from ions or radicals in the plasma generated in the processing chamber 104 is radiated to the outside of the processing chamber 104 through the window 106. Outside the window 106, a light-emitting monitor 170 is provided. The light-emitting monitor 170 receives light leaked from the window 106, and measures the intensity of light emitted by each element in the plasma according to the received light at each wavelength. In this embodiment, the light emission monitor 170 measures the light emission intensity of light corresponding to the wavelength of the Ti element.

在處理室104之底壁的緣部或角隅部,係形成有複數個排氣口159,在各排氣口159,係設置有排氣機構160。排氣機構160,係具有:排氣管161,被連接於排氣口159;APC(Auto Pressure Controller)閥162,藉由調整排氣管161之開合度的方式,控制處理室104內之壓力;及真空泵163,用以經由排氣管161對處理室104內進行排氣。藉由真空泵163對處理室104內進行排氣,在電漿所致之蝕刻處理中,藉由調整APC閥162之開合度的方式,將處理室104內之壓力維持在預定壓力。A plurality of exhaust ports 159 are formed at an edge portion or a corner portion of the bottom wall of the processing chamber 104, and each exhaust port 159 is provided with an exhaust mechanism 160. The exhaust mechanism 160 includes: an exhaust pipe 161 connected to the exhaust port 159; and an APC (Auto Pressure Controller) valve 162 that controls the pressure in the processing chamber 104 by adjusting the opening and closing degree of the exhaust pipe 161 And a vacuum pump 163 for exhausting the inside of the processing chamber 104 through the exhaust pipe 161. The inside of the processing chamber 104 is exhausted by the vacuum pump 163, and the pressure in the processing chamber 104 is maintained at a predetermined pressure by adjusting the opening and closing degree of the APC valve 162 in the etching process by plasma.

控制部20,係具有記憶體及處理器。控制部20內之處理器,係讀出並執行被儲存於控制部20之記憶體的程式,藉此,控制本體10之各部。關於藉由控制部20所進行之具體的處理,係如後所述。The control unit 20 includes a memory and a processor. The processor in the control section 20 reads out and executes a program stored in the memory of the control section 20, thereby controlling each section of the main body 10. The specific processing performed by the control unit 20 will be described later.

[元件D之形成過程]   在此,說明關係設置於被處理基板W上之複數個元件D之形成過程的一部分。圖2,係表示底部閘極構造之TFT即元件D之電極形成工程之一例的示意圖。被處理基板W上之元件D的電極形成工程中,係首先,在玻璃基板等的基板上形成閘極電極,在閘極電極上層積閘極絕緣膜30。而且,例如如圖2(a)所示,在閘極絕緣膜30上層積半導體層31。在本實施形態中,半導體層31,係例如由銦(In)、鎵(Ga)及鋅(Zn)所構成的氧化物半導體。氧化物半導體即半導體層31,係構成TFT之通道。[Formation Process of Element D] 此 Here, a part of a formation process of a plurality of elements D provided on the substrate W to be processed will be described. FIG. 2 is a schematic diagram showing an example of an electrode formation process of a TFT, ie, a device D, having a bottom gate structure. In the electrode formation process of the element D on the substrate W to be processed, first, a gate electrode is formed on a substrate such as a glass substrate, and a gate insulating film 30 is laminated on the gate electrode. Then, as shown in FIG. 2 (a), a semiconductor layer 31 is laminated on the gate insulating film 30, for example. In this embodiment, the semiconductor layer 31 is an oxide semiconductor made of, for example, indium (In), gallium (Ga), and zinc (Zn). An oxide semiconductor, that is, a semiconductor layer 31, constitutes a channel of a TFT.

而且,在半導體層31被圖案化成預定形狀後,以覆蓋半導體層31的方式,層積電極層32。在電極層32,係例如圖2(a)所示般,含有Ti膜320、Al膜321及Ti膜322。電極層32,係藉由在Ti膜320上層積Al膜321,並在Al膜321上層積Ti膜322的方式而形成。Ti膜320,係第1Ti膜之一例,Ti膜322,係第2Ti膜之一例。而且,在電極層32上層積光阻33,並將光阻33圖案化成源極電極及汲極電極的形狀。而且,藉由被處理基板W被曝露於含氯氣體之電漿的方式,例如如圖2(b)所示般,沿著光阻33之圖案蝕刻電極層32,藉由電極層32形成源極電極及汲極電極。After the semiconductor layer 31 is patterned into a predetermined shape, the electrode layer 32 is laminated so as to cover the semiconductor layer 31. The electrode layer 32 includes, for example, a Ti film 320, an Al film 321, and a Ti film 322 as shown in FIG. 2 (a). The electrode layer 32 is formed by laminating an Al film 321 on the Ti film 320 and a Ti film 322 on the Al film 321. The Ti film 320 is an example of a first Ti film, and the Ti film 322 is an example of a second Ti film. Furthermore, a photoresist 33 is laminated on the electrode layer 32, and the photoresist 33 is patterned into the shape of a source electrode and a drain electrode. In addition, the substrate W is exposed to a plasma containing chlorine gas, for example, as shown in FIG. 2 (b), the electrode layer 32 is etched along the pattern of the photoresist 33, and a source is formed by the electrode layer 32. Electrode and drain electrode.

然而,FPD所使用之被處理基板W,係有大型化的傾向,蝕刻裝置1之本體10亦大型化。因此,在處理室104內變得難以生成均勻的電漿,從而變得難以均勻地加工被配置於被處理基板W上之多數個元件D。However, the substrate W to be used for the FPD tends to become larger, and the body 10 of the etching apparatus 1 also becomes larger. Therefore, it becomes difficult to generate a uniform plasma in the processing chamber 104, and it becomes difficult to uniformly process a plurality of elements D arranged on the substrate W to be processed.

在此,考慮在例如圖2(a)所示之被處理基板W中,使用含有氯之1種類的氣體蝕刻電極層32之情形。當電漿之分布在處理室104內存在有偏差時,則在被處理基板W上,電漿密度高的部位中,係蝕刻速率變高,電漿密度低的部位中,係蝕刻速率變低。因此,在被設置於被處理基板W上的複數個元件D中,元件D之蝕刻速率依被處理基板W上的部位而異。Here, consider the case where the electrode layer 32 is etched using a type 1 gas containing chlorine in the substrate W to be processed shown in FIG. 2 (a). When there is a deviation in the plasma distribution in the processing chamber 104, the etching rate becomes higher in the part where the plasma density is high on the substrate W to be processed, and the etching rate becomes lower in the part where the plasma density is low. . Therefore, among the plurality of elements D provided on the substrate W to be processed, the etching rate of the element D varies depending on the portion on the substrate W to be processed.

位於電漿密度高之部位的元件D中,係例如如圖3(a)所示般,電極層32之蝕刻快速地進行,並藉由電極層32,早期形成源極電極及汲極電極。圖3,係表示比較例中之元件D之電極形成工程之一例的示意圖。In the element D located at a high plasma density position, for example, as shown in FIG. 3 (a), the electrode layer 32 is rapidly etched, and the source layer and the drain electrode are formed early by the electrode layer 32. FIG. 3 is a schematic diagram showing an example of an electrode formation process of the element D in the comparative example.

另一方面,位於電漿密度低之部位的元件D,係蝕刻速率比起位於電漿密度高之部位的元件D更低。因此,位於電漿密度高之部位的元件D中,係例如如圖3(a)所示般,即便為完成了電極層32之蝕刻的情況下,位於蝕刻速率低之部位的元件D中,係例如如圖3(b)所示般,電極層32之蝕刻亦尚未完成。On the other hand, the element D located at a position where the plasma density is low has a lower etching rate than the element D located at a position where the plasma density is high. Therefore, as shown in FIG. 3 (a), for example, the element D located at a position where the plasma density is high is the element D located at a position where the etching rate is low, even if the etching of the electrode layer 32 is completed. For example, as shown in FIG. 3 (b), the etching of the electrode layer 32 has not been completed.

即便在蝕刻速率低之部位的元件D中,亦只要繼續進行蝕刻,則可例如如圖3(d)所示般,不久溝的底部達到半導體層31而形成源極電極及汲極電極。但是,在該情況下,由於配置於電漿之密度高之區域的元件D中,係藉由電極層32之蝕刻,在半導體層31露出後進一步繼續進行蝕刻,因此,例如如圖3(c)所示般,半導體層31被加以蝕刻。因此,位於電漿密度高之部位的元件D之半導體層31,係消耗量比起位於電漿密度低之部位的元件D之半導體層31更多。Even in the element D at a low etching rate, as long as the etching is continued, as shown in FIG. 3 (d), the source electrode and the drain electrode can be formed soon after the bottom of the trench reaches the semiconductor layer 31. However, in this case, since the element D disposed in the high-density region of the plasma is etched by the electrode layer 32 and further etched after the semiconductor layer 31 is exposed, for example, as shown in FIG. 3 (c ), The semiconductor layer 31 is etched. Therefore, the semiconductor layer 31 of the element D located at a place with a high plasma density consumes more than the semiconductor layer 31 of the element D located at a place with a low plasma density.

又,即便電漿所致之半導體層31的消耗量少,配置於電漿之密度高的區域之元件D的半導體層31,亦係被曝露於電漿的時間比起配置於電漿之密度低的區域之元件D的半導體層31更長。藉此,在半導體層31中發生氧原子之脫離等的特性劣化。因此,導致被處理基板W上的各元件D中之半導體層31之特性的偏差變大。In addition, even if the consumption of the semiconductor layer 31 caused by the plasma is small, the semiconductor layer 31 of the element D arranged in a region with a high density of the plasma is exposed to the plasma for a longer time than the density of the plasma. The semiconductor layer 31 of the element D in the lower region is longer. As a result, characteristics such as desorption of oxygen atoms occur in the semiconductor layer 31. Therefore, the variation in the characteristics of the semiconductor layer 31 in each element D on the substrate W to be processed becomes large.

因此,本實施形態中,係在進行Al膜321之蝕刻的期間,將被供給至處理室104內之氣體切換成Al膜對Ti膜之選擇比大的氣體。藉此,在配置於電漿之密度高的區域之元件D與配置於電漿之密度低的區域之元件D中,可縮小直至藉由蝕刻而使半導體層31露出為止的時間差。藉此,可降低配置於電漿之密度高的區域之元件D中之半導體層31的消耗量,並且,可縮短半導體層31被曝露於電漿的時間。藉此,可抑制被處理基板W上的各元件D中之半導體層31之特性的偏差,並可使FPD的品質提升。Therefore, in this embodiment, the gas supplied into the processing chamber 104 is switched to a gas having a large selection ratio of the Al film to the Ti film during the etching of the Al film 321. Thereby, the time difference between the element D arranged in a high plasma density region and the element D arranged in a low plasma density region can be reduced until the semiconductor layer 31 is exposed by etching. Thereby, the consumption amount of the semiconductor layer 31 in the element D arranged in the high-density region of the plasma can be reduced, and the time during which the semiconductor layer 31 is exposed to the plasma can be shortened. Thereby, variations in the characteristics of the semiconductor layer 31 in each element D on the substrate W to be processed can be suppressed, and the quality of the FPD can be improved.

具體而言,係藉由含氯氣體之電漿,蝕刻電極層32直至電極層32內之Al膜321的中途為止。藉此,配置於電漿之密度高的區域之元件D與配置於電漿之密度低的區域之元件D中,係例如如圖4(a)及圖4(b)所示般,電極層32之蝕刻量產生較大的差。圖4,係表示本實施形態中之元件D之電極形成工程之一例的示意圖。圖4(a)、(c)及(e),係表示配置於電漿之密度高的區域之元件D之電極形成工程的一例,圖4(b)、(d)及(f),係表示配置於電漿之密度低的區域之元件D之電極形成工程的一例。Specifically, the electrode layer 32 is etched to the middle of the Al film 321 in the electrode layer 32 by a plasma containing chlorine gas. Thus, the element D arranged in a region with a high plasma density and the element D arranged in a region with a low plasma density are, for example, electrode layers as shown in FIGS. 4 (a) and 4 (b). The etching amount of 32 produces a large difference. FIG. 4 is a schematic diagram showing an example of an electrode formation process of the element D in this embodiment. Figures 4 (a), (c), and (e) are examples of the electrode formation process of the element D arranged in the high-density area of the plasma. Figures 4 (b), (d), and (f) are An example of an electrode formation process of the element D arranged in a low-density region of the plasma is shown.

而且,在配置於電漿之密度高的區域之元件D中,於完成了Al膜321之蝕刻的階段,將被供給至處理室104內之氣體切換成Al膜對Ti膜之選擇比大的氣體。藉此,比起配置於電漿之密度高的區域之元件D中之Ti膜320的蝕刻速率,配置於電漿之密度低的區域之元件D中之Al膜321的蝕刻速率更提升。因此,配置於電漿之密度高的區域之元件D與配置於電漿之密度低的區域之元件D中,係例如如圖4(c)及圖4(d)所示般,作為電極層32整體之蝕刻速率的差變小。藉此,可降低配置於電漿之密度高的區域之元件D中之半導體層31的消耗量,並且,可縮短曝露於電漿的時間。Furthermore, in the element D arranged in the high-density region of the plasma, at the stage where the Al film 321 is etched, the gas supplied into the processing chamber 104 is switched to an Al film to Ti film having a larger selection ratio gas. As a result, the etching rate of the Al film 321 in the element D arranged in the region where the plasma density is low is higher than the etching rate of the Ti film 320 in the element D arranged in the region with high plasma density. Therefore, the element D arranged in a region with a high plasma density and the element D arranged in a region with a low plasma density are, for example, as electrode layers as shown in FIGS. 4 (c) and 4 (d). The difference in the overall etching rate of 32 becomes smaller. Thereby, the consumption amount of the semiconductor layer 31 in the element D arranged in the high-density area of the plasma can be reduced, and the time of exposure to the plasma can be shortened.

另外,本實施形態中,作為Al膜對Ti膜之選擇比大的氣體,係使用Cl2 氣體及N2 氣體的混合氣體。但是,當半導體層31被曝露於N2 氣體之電漿時,則存在有表面被氮化而特性發生變化的情形。因此,在配置於電漿之密度高的區域之元件D中,在半導體層31露出之前,將蝕刻氣體從Cl2 氣體及N2 氣體的混合氣體切換成不含有N2 氣體的蝕刻氣體。而且,藉由不含有N2 氣體的蝕刻氣體之電漿,繼續進行電極層32之蝕刻,在配置於電漿之密度高的區域之元件D與配置於電漿之密度低的區域之元件D中,例如圖4(e)及圖4(f)所示般,電極層32之蝕刻完成。In addition, in this embodiment, as a gas having a large selection ratio of the Al film to the Ti film, a mixed gas of Cl 2 gas and N 2 gas is used. However, when the semiconductor layer 31 is exposed to a plasma of N 2 gas, the surface may be nitrided and the characteristics may be changed. Thus, in the D element disposed in the area of high-density plasma, before the semiconductor layer 31 is exposed, the etching gas is switched from the mixed gas of Cl 2 gas and the N 2 gas containing no N 2 gas into the etching gas. Furthermore, the electrode layer 32 is continuously etched by the plasma without an etching gas containing N 2 gas, and the element D disposed in a region with a high plasma density and the element D disposed in a region with a low plasma density are used. In FIG. 4 (e) and FIG. 4 (f), the electrode layer 32 is etched.

[蝕刻氣體之選擇比]   在此,針對關於Al膜對Ti膜之選擇比大的氣體之實驗結果進行說明。圖5,係表示當相對於Cl2 氣體之流量而改變N2 氣體之流量的情況下之蝕刻速率及選擇比之實驗結果之一例的圖。[Selection Ratio of Etching Gas] Here, experimental results regarding a gas having a large selection ratio of an Al film to a Ti film will be described. FIG. 5 is a graph showing an example of an experimental result of an etching rate and a selection ratio when a flow rate of N 2 gas is changed with respect to a flow rate of Cl 2 gas.

在僅使用了Cl2 氣體的情況下(亦即,將N2 氣體之流量設成為0的情況下),例如如圖5所示般,Al之蝕刻速率為224(nm/min),Ti之蝕刻速率為161(nm/min)。在該情況下,Al對Ti之選擇比,係約1.39。When only Cl 2 gas is used (that is, when the flow rate of N 2 gas is set to 0), for example, as shown in FIG. 5, the etching rate of Al is 224 (nm / min), and The etching rate was 161 (nm / min). In this case, the selection ratio of Al to Ti is about 1.39.

又,在將Cl2 氣體的流量與N2 氣體的流量之比設成為4:1的情況下,例如如圖5所示般,Al之蝕刻速率為194(nm/min),Ti之蝕刻速率為111(nm/min)。在該情況下,Al對Ti之選擇比,係約1.75。When the ratio of the flow rate of the Cl 2 gas to the flow rate of the N 2 gas is 4: 1, for example, as shown in FIG. 5, the etching rate of Al is 194 (nm / min), and the etching rate of Ti is 194 (nm / min). It was 111 (nm / min). In this case, the selection ratio of Al to Ti is about 1.75.

又,在將Cl2 氣體的流量與N2 氣體的流量之比設成為3:2的情況下,例如如圖5所示般,Al之蝕刻速率為145(nm/min),Ti之蝕刻速率為81(nm/min)。在該情況下,Al對Ti之選擇比,係約1.79。When the ratio of the flow rate of the Cl 2 gas to the flow rate of the N 2 gas is set to 3: 2, for example, as shown in FIG. 5, the etching rate of Al is 145 (nm / min) and the etching rate of Ti is It was 81 (nm / min). In this case, the selection ratio of Al to Ti is about 1.79.

如此一來,在蝕刻氣體中,Cl2 氣體所添加之N2 氣體的流量越多,則Al對Ti之選擇比越增加。在Ti膜320被蝕刻之期間所切換的蝕刻氣體中,Al對Ti之選擇比越高,則在配置於電漿之密度高的區域之元件D與配置於電漿之密度低的區域之元件D中,可縮小電極層32整體中之蝕刻速率的差。In this way, in the etching gas, the more the flow rate of the N 2 gas added by the Cl 2 gas, the more the selection ratio of Al to Ti increases. In the etching gas switched during the etching of the Ti film 320, the higher the selection ratio of Al to Ti, the element D arranged in a region with a high plasma density and the element arranged in a region with a low plasma density In D, it is possible to reduce the difference in etching rate in the entire electrode layer 32.

另外可以說,只要添加N2 氣體,則相較於僅以Cl2 氣體蝕刻電極層32的情形,由於Al對Ti之選擇比變高,因此,在各元件D中,可縮小電極層32整體中之蝕刻速率的差。作為藉由添加N2 氣體的方式使Al對Ti之選擇比變高的理由,係被認為是Ti之表面被氮化而變得難以蝕刻。又,由於僅以N2 氣體,係皆無法蝕刻Al及Ti,因此,即便為增加N2 氣體之添加量的情況下,蝕刻氣體亦必需至少含有Cl氣體。又,根據圖5所示之實驗結果,N2 氣體的流量對Cl2 氣體的流體之比,係25%以上為較佳。而且,N2 氣體的流量對Cl2 氣體的流體之比,係25%以上67%以下為更佳。In addition, it can be said that, as long as the N 2 gas is added, compared with the case where the electrode layer 32 is etched with only Cl 2 gas, the selectivity ratio of Al to Ti becomes higher. Therefore, in each element D, the entire electrode layer 32 can be reduced. The difference in etching rate. The reason why the selectivity ratio of Al to Ti is increased by adding N 2 gas is that the surface of Ti is considered to be nitrided and difficult to etch. In addition, since Al and Ti cannot be etched with only N 2 gas, even if the amount of N 2 gas is increased, the etching gas must contain at least Cl gas. In addition, according to the experimental results shown in FIG. 5, the ratio of the flow rate of the N 2 gas to the fluid of the Cl 2 gas is preferably 25% or more. The ratio of the flow rate of N 2 gas to the fluid of Cl 2 gas is more preferably 25% to 67%.

[蝕刻氣體之切換時序]   圖6,係表示蝕刻中之Ti元素及Al元素之發光強度之變化之一例的示意圖。例如當藉由Cl2 氣體之電漿,對形成了圖2(a)所示之元件D的被處理基板W進行蝕刻時,則首先,蝕刻電極層32內之Ti膜322。藉此,從Ti膜322脫離之Ti元素開始漂移至處理室104內,例如如圖6所示般,在處理室104內,對應Ti元素之波長之光的發光強度開始增加。[Switching Timing of Etching Gas] FIG. 6 is a schematic diagram showing an example of changes in luminous intensity of the Ti element and the Al element during etching. For example, when the target substrate W on which the element D shown in FIG. 2 (a) is formed is etched by a plasma of Cl 2 gas, first, the Ti film 322 in the electrode layer 32 is etched. Thereby, the Ti element detached from the Ti film 322 starts to drift into the processing chamber 104. For example, as shown in FIG. 6, in the processing chamber 104, the luminous intensity of light corresponding to the wavelength of the Ti element starts to increase.

而且,在配置於電漿之密度高的區域之元件D中,當Al膜321露出時,則在處理室104內,對應Ti元素之波長之光的發光強度轉為減少的同時,對應Al元素之波長之光的發光強度開始增加。Furthermore, in the element D arranged in the high-density region of the plasma, when the Al film 321 is exposed, the light emission intensity of light corresponding to the wavelength of the Ti element is reduced in the processing chamber 104 while corresponding to the Al element. The luminous intensity of the light of the wavelength starts to increase.

而且,即便在配置於電漿之密度低的區域之元件D中,當Al膜321亦露出時,則在處理室104內,對應Ti元素之波長之光的發光強度成為最小,對應Al元素之波長之光的發光強度成為最大。Moreover, even in the element D arranged in the region where the density of the plasma is low, when the Al film 321 is also exposed, the luminous intensity of light corresponding to the wavelength of the Ti element in the processing chamber 104 becomes the smallest, corresponding to the Al element. The luminous intensity of the light of the wavelength becomes maximum.

而且,進一步進行蝕刻,在配置於電漿之密度高的區域之元件D中,於Ti膜320露出的時序t1 ,例如如圖6所示般,在處理室104內,對應Al元素之波長之光的發光強度轉為減少的同時,對應Ti元素之波長之光的發光強度再次開始增加。Further, etching is performed, and in the element D arranged in the high-density region of the plasma, the timing t 1 at which the Ti film 320 is exposed, for example, as shown in FIG. 6, corresponds to the wavelength of the Al element in the processing chamber 104. At the same time that the luminous intensity of the light is reduced, the luminous intensity of the light corresponding to the wavelength of the Ti element starts to increase again.

本實施形態中,係於對應Ti元素之波長之光的發光強度從減少再次轉為增加之時序t1 ,將被供給至處理室104內之氣體切換成Al膜對Ti膜之選擇比大的氣體。具體而言,係將N2 氣體添加至Cl2 氣體。Cl2 氣體,係第1處理氣體之一例,包含有Cl2 氣體及N2 氣體的混合氣體,係第2處理氣體之一例。藉此,在配置於電漿之密度低的區域之元件D中,更迅速地蝕刻剩餘的Al膜321,且配置於電漿之密度高的區域之元件D中之Ti膜320的蝕刻速率會下降。因此,在配置於電漿之密度低的區域之元件D與配置於電漿之密度高的區域之元件D中,可縮小電極層32整體中之蝕刻速率的差。In this embodiment, the light emission intensity of light corresponding to the wavelength of the Ti element is changed from decreasing to increasing at a time t 1 , and the gas supplied into the processing chamber 104 is switched to a film having a larger selection ratio of the Al film to the Ti film. gas. Specifically, N 2 gas is added to Cl 2 gas. Cl 2 gas is an example of the first processing gas, and a mixed gas containing Cl 2 gas and N 2 gas is an example of the second processing gas. As a result, the remaining Al film 321 is etched more quickly in the element D arranged in the region where the plasma density is low, and the etching rate of the Ti film 320 in the element D arranged in the region where the plasma density is high is increased. decline. Therefore, the difference between the etching rate of the electrode layer 32 as a whole can be reduced between the element D arranged in a region with a low plasma density and the element D arranged in a region with a high plasma density.

而且,進一步進行蝕刻,即便在配置於電漿之密度低的區域之元件D中,亦於Ti膜320露出的時序t2 ,例如如圖6所示般,在處理室104內,對應Al元素之波長之光的發光強度之減少率及對應Ti元素之波長之光的發光強度之增加率均成為預定值以下(例如0)。Further, etching is performed, and even in the element D arranged in the low-density region of the plasma, the timing t 2 at which the Ti film 320 is exposed, for example, as shown in FIG. 6, corresponds to the Al element in the processing chamber 104. The reduction rate of the luminous intensity of light with a wavelength of light and the increase rate of the luminous intensity of light with a wavelength corresponding to Ti element are both less than a predetermined value (for example, 0).

本實施形態中,係於對應Ti元素之波長之光的發光強度之增加率成為了預定值以下的時序t2 ,將被供給至處理室104內之氣體恢復為原來的蝕刻氣體。具體而言,係停止N2 氣體之添加,並恢復為Cl2 氣體之供給。藉此,藉由Ti膜320之蝕刻,可在Ti膜320之下層的半導體層31露出之際,防止半導體層31之表面被曝露於N2 氣體。In this embodiment, the increase rate of the luminous intensity of the light corresponding to the wavelength of the Ti element becomes a time t 2 below a predetermined value, and the gas supplied into the processing chamber 104 is restored to the original etching gas. Specifically, the addition of N 2 gas is stopped and the supply of Cl 2 gas is resumed. Thereby, the etching of the Ti film 320 can prevent the surface of the semiconductor layer 31 from being exposed to the N 2 gas when the semiconductor layer 31 below the Ti film 320 is exposed.

而且,進一步進行蝕刻,在配置於電漿之密度高的區域之元件D中,當半導體層31露出時,則在處理室104內,對應Ti元素之波長之光的發光強度開始減少。而且,即便在配置於電漿之密度低的區域之元件D中,亦於半導體層31露出的時序t3 ,對應Ti元素之波長之光的發光強度之減少量成為預定值以下(例如0)。於時序t3 ,係由於即便在配置於電漿之密度低的區域之元件D中,電極層32之蝕刻亦完成,因此,所有元件D的電極層32之蝕刻完成。Further, further etching is performed. When the semiconductor layer 31 is exposed in the element D arranged in the high-density region of the plasma, the luminous intensity of light corresponding to the wavelength of the Ti element starts to decrease in the processing chamber 104. Moreover, even in the element D arranged in the region where the plasma density is low, at the timing t 3 when the semiconductor layer 31 is exposed, the reduction amount of the light emission intensity of the light corresponding to the wavelength of the Ti element becomes less than a predetermined value (for example, 0). . At timing t 3 , the etching of the electrode layer 32 is completed even in the element D arranged in the region where the density of the plasma is low. Therefore, the etching of the electrode layer 32 of all the elements D is completed.

[蝕刻處理]   圖7,係表示蝕刻處理之一例的流程圖。圖6所示之蝕刻處理,係藉由控制部20的控制加以執行。[Etching Process] FIG. 7 is a flowchart showing an example of the etching process. The etching process shown in FIG. 6 is executed under the control of the control unit 20.

首先,開啟閘閥G,被處理基板W被搬入至處理室104內(S100)。而且,被處理基板W被載置於載置台130之靜電夾具132上,並關閉閘閥G。而且,控制部20,係控制未圖示之開關,使來自直流電源148的直流電壓經由供電線147施加至電極146。藉此,被處理基板W被吸附保持於靜電夾具132之上面。而且,控制部20,係控制未圖示之溫度調整機構,將被處理基板W調節為預定溫度。First, the gate valve G is opened, and the substrate W to be processed is carried into the processing chamber 104 (S100). The substrate W to be processed is placed on the electrostatic jig 132 of the mounting table 130, and the gate valve G is closed. The control unit 20 controls a switch (not shown) so that a DC voltage from the DC power source 148 is applied to the electrode 146 via the power supply line 147. Thereby, the to-be-processed substrate W is attracted and hold | maintained on the electrostatic chuck 132. The control unit 20 controls a temperature adjustment mechanism (not shown) to adjust the substrate W to be processed to a predetermined temperature.

其次,控制部20,係控制APC閥162及真空泵163,將處理室104內排氣至預定真空度。而且,控制部20,係以將閥123a控制成開啟狀態,使從氣體供給源121a所供給之Cl2 氣體成為預定流量的方式,控制MFC122a。藉此,經由氣體供給管124,開始供給Cl2 氣體至處理室104內(S101)。另外,閥123b,係被控制成關閉狀態。步驟S101,係供給工程之一例。Next, the control unit 20 controls the APC valve 162 and the vacuum pump 163 to exhaust the inside of the processing chamber 104 to a predetermined vacuum degree. The control unit 20 controls the MFC 122a so as to control the valve 123a to be in an open state so that the Cl 2 gas supplied from the gas supply source 121a becomes a predetermined flow rate. As a result, the supply of Cl 2 gas into the processing chamber 104 is started through the gas supply pipe 124 (S101). The valve 123b is controlled to be closed. Step S101 is an example of a supply process.

其次,控制部20,係控制高頻電源115,使例如13.56MHz的高頻電力施加至天線113。藉此,經由介電質壁102,在天線113之下方的處理室104內產生磁場,並藉由產生之磁場,在處理室104內產生感應電場。藉此,藉由感應電場加速處理室104內之電子,經加速之電子會與被導入至處理室104內之Cl2 氣體的分子或原子發生衝突,藉此,在處理室104內生成感應耦合電漿(S102)。Next, the control unit 20 controls the high-frequency power source 115 so that high-frequency power of, for example, 13.56 MHz is applied to the antenna 113. Thereby, a magnetic field is generated in the processing chamber 104 below the antenna 113 through the dielectric wall 102, and an induced electric field is generated in the processing chamber 104 by the generated magnetic field. Thereby, the electrons in the processing chamber 104 are accelerated by the induced electric field, and the accelerated electrons will collide with the molecules or atoms of the Cl 2 gas introduced into the processing chamber 104, thereby generating inductive coupling in the processing chamber 104. Plasma (S102).

而且,控制部20,係控制高頻電源153,使例如3.2MHz的高頻電力施加至基材131。藉此,離子被引入至被處理基板W上,開始進行被處理基板W上之各元件D的電極層32之蝕刻。如此一來,步驟S102中,係在處理室104內,生成Cl2 氣體之電漿,藉此,蝕刻各元件D之電極層32所含有的Ti膜322。而且,在於任一元件,蝕刻各元件D之電極層32所含有的Al膜321直至Ti膜320露出為止。步驟S102,係第1蝕刻工程之一例。The control unit 20 controls the high-frequency power source 153 so that high-frequency power of, for example, 3.2 MHz is applied to the substrate 131. Thereby, ions are introduced onto the substrate W to be processed, and etching of the electrode layer 32 of each element D on the substrate W to be processed is started. In this way, in step S102, a plasma of Cl 2 gas is generated in the processing chamber 104, and thereby the Ti film 322 contained in the electrode layer 32 of each element D is etched. In any element, the Al film 321 contained in the electrode layer 32 of each element D is etched until the Ti film 320 is exposed. Step S102 is an example of the first etching process.

其次,控制部20,係參閱發光監控器170所致之測定結果,判定相應Ti元素之波長之光的發光強度是否從減少轉為增加(S103)。步驟S103,係第1判定工程之一例。當對應Ti元素之波長之光的發光強度從減少轉為增加的情況下(S103:Yes),控制部20,係以將閥123b控制為開啟狀態,使從氣體供給源121b所供給之N2 氣體成為預定流量的方式,控制MFC122b。控制部20,係以使N2 氣體的流量對Cl2 氣體的流體之比成為例如67%的方式,控制MFC122a及MFC122b。藉此,將被供給至處理室104內之氣體從Cl2 氣體切換成包含Cl2 氣體及N2 氣體的混合氣體,並經由氣體供給管124,開始供給Cl2 氣體及N2 氣體至處理室104內(S104)。步驟S104,係第1切換工程之一例。而且,藉由Cl2 氣體及N2 氣體的混合氣體之電漿,繼續進行各元件D的電極層32之蝕刻。在切換了供給至處理室104內之氣體後所進行的步驟S104之蝕刻,係第2蝕刻工程之一例。Next, the control unit 20 refers to the measurement result by the light emission monitor 170 to determine whether the light emission intensity of the light of the wavelength of the corresponding Ti element has changed from decreasing to increasing (S103). Step S103 is an example of the first determination process. When the luminous intensity of the light corresponding to the wavelength of the Ti element is changed from decreasing to increasing (S103: Yes), the control unit 20 controls the valve 123b to be in an open state so that N 2 supplied from the gas supply source 121b The MFC 122b is controlled so that the gas becomes a predetermined flow rate. The control unit 20 controls the MFC 122 a and the MFC 122 b so that the ratio of the flow rate of the N 2 gas to the fluid of the Cl 2 gas becomes, for example, 67%. Thereby, the gas supplied into the processing chamber 104 is switched from Cl 2 gas to a mixed gas containing Cl 2 gas and N 2 gas, and the supply of Cl 2 gas and N 2 gas to the processing chamber is started through the gas supply pipe 124. 104 (S104). Step S104 is an example of the first switching project. In addition, the electrode layer 32 of each element D is etched by a plasma of a mixed gas of Cl 2 gas and N 2 gas. The etching in step S104 performed after the gas supplied to the processing chamber 104 is switched is an example of the second etching process.

其次,控制部20,係參閱發光監控器170所致之測定結果,判定相應Ti元素之波長之光的發光強度之增加率是否成為預定值以下(S105)。步驟S105,係第2判定工程之一例。當相應Ti元素之波長之光的發光強度之增加率成為了預定值以下的情況下(S105:Yes),控制部20,係將閥123b控制成關閉狀態,停止來自氣體供給源121b之N2 氣體的供給(S106)。藉此,將被供給至處理室104內之氣體從包含有Cl2 氣體及N2 氣體的混合氣體切換成不包含氮元素的第3處理氣體之一例即Cl2 氣體。步驟S106,係第2切換工程之一例。而且,藉由Cl2 氣體之電漿,繼續進行各元件D的電極層32之電漿。在切換了供給至處理室104內之氣體後所進行的步驟S106之蝕刻,係第3蝕刻工程之一例。Next, the control unit 20 refers to the measurement result by the light emission monitor 170 to determine whether the increase rate of the light emission intensity of the light of the wavelength of the corresponding Ti element is equal to or less than a predetermined value (S105). Step S105 is an example of the second determination process. When the increase rate of the luminous intensity of light of the wavelength of the corresponding Ti element is equal to or less than a predetermined value (S105: Yes), the control unit 20 controls the valve 123b to a closed state and stops N 2 from the gas supply source 121b Supply of gas (S106). Thereby, the gas supplied into the processing chamber 104 is switched from a mixed gas containing a Cl 2 gas and an N 2 gas to a Cl 2 gas which is an example of a third processing gas not containing a nitrogen element. Step S106 is an example of the second handover project. The plasma of the electrode layer 32 of each element D is continued by the plasma of the Cl 2 gas. The etching in step S106 performed after the gas supplied to the processing chamber 104 is switched is an example of the third etching process.

其次,控制部20,係參閱發光監控器170所致之測定結果,判定相應Ti元素之波長之光的發光強度減少,其減少率是否成為預定值以下(S107)。當相應Ti元素之波長之光的發光強度之減少率成為了預定值以下的情況下(S107:Yes),控制部20,係控制高頻電源115及高頻電源153,使對天線113及基材131之高頻電力的供給停止。藉此,停止處理室104內之電漿的生成(S108)。而,控制部20,係將閥123a控制成關閉狀態,使APC閥162及真空泵163的動作停止。而且,控制部20,係控制未圖示之開關,使從直流電源148對電極146之直流電壓的施加停止,並使未圖示之複數個升降銷上升。而且,開啟閘閥G,被處理基板W從處理室104內被搬出(S109)。Next, the control unit 20 refers to the measurement result caused by the light emission monitor 170 and determines whether the light emission intensity of the light of the wavelength of the corresponding Ti element has decreased, and whether the reduction rate has fallen below a predetermined value (S107). When the reduction rate of the luminous intensity of the light of the wavelength of the corresponding Ti element is less than a predetermined value (S107: Yes), the control unit 20 controls the high-frequency power source 115 and the high-frequency power source 153 so that the antenna 113 and the base The supply of high-frequency power to the material 131 is stopped. Thereby, the generation of the plasma in the processing chamber 104 is stopped (S108). The control unit 20 controls the valve 123a to a closed state, and stops the operations of the APC valve 162 and the vacuum pump 163. The control unit 20 controls a switch (not shown) to stop the application of a DC voltage from the DC power source 148 to the electrode 146 and raises a plurality of lift pins (not shown). Then, the gate valve G is opened, and the processing target substrate W is carried out from the processing chamber 104 (S109).

[控制部之硬體]   圖8,係表示控制部20之硬體之一例的圖。控制部20,係例如如圖8所示,具備有CPU(Central Processing Unit)21、RAM(Random Access Memory)22、ROM(Read Only Memory)23、輔助記憶裝置24、通信介面(I/F)25、輸出入介面(I/F)26及媒體介面(I/F)27。[Hardware of Control Unit] FIG. 8 is a diagram showing an example of the hardware of the control unit 20. The control unit 20 includes, for example, a CPU (Central Processing Unit) 21, a RAM (Random Access Memory) 22, a ROM (Read Only Memory) 23, an auxiliary memory device 24, and a communication interface (I / F), as shown in FIG. 25. Input / output interface (I / F) 26 and media interface (I / F) 27.

CPU21,係根據被儲存於ROM23或輔助記憶裝置24之程式進行動作,並進行各部的控制。ROM23,係儲存有控制部20起動時藉由CPU21所執行的開機程式或依存於控制部20之硬體的程式等。The CPU 21 operates in accordance with a program stored in the ROM 23 or the auxiliary memory device 24 and controls each unit. The ROM 23 stores a booting program executed by the CPU 21 when the control unit 20 is started, or a program that depends on the hardware of the control unit 20.

輔助記憶裝置24,係例如HDD(Hard Disk Drive)或SSD(Solid State Drive)等,儲存有藉由CPU21所執行的程式及藉由該程式所使用的資料等。CPU21,係將被儲存於輔助記憶裝置24內之程式例如從輔助記憶裝置24讀出而載入至RAM22上,並執行所載入的程式。通信I/F25,係經由通信電纜,從本體10的各部接收信號而發送至CPU21,並將CPU21生成之信號經由通信電纜發送至本體10的各部。The auxiliary memory device 24 is, for example, a HDD (Hard Disk Drive) or an SSD (Solid State Drive), and stores a program executed by the CPU 21 and data used by the program. The CPU 21 is a program stored in the auxiliary memory device 24, for example, read from the auxiliary memory device 24, loads it into the RAM 22, and executes the loaded program. The communication I / F 25 receives signals from various parts of the main body 10 via a communication cable and sends them to the CPU 21, and sends signals generated by the CPU 21 to various parts of the main body 10 via a communication cable.

CPU21,係經由輸出入I/F26,控制顯示器等的輸出裝置及鍵盤或滑鼠等的輸入裝置。CPU21,係經由輸出入I/F26,從輸入裝置取得資料。又,CPU21,係將生成之資料經由輸出入I/F26輸出至輸出裝置。The CPU 21 is an output device such as a monitor and an input device such as a keyboard or a mouse via an input / output I / F 26. The CPU 21 obtains data from the input device via the input / output I / F 26. The CPU 21 outputs the generated data to the output device via the input / output I / F 26.

媒體I/F27,係將被儲存於記錄媒體28的程式或資料等讀出,並儲存於輔助記憶裝置24。記錄媒體28,係例如DVD(Digital Versatile Disc)、PD(Phase change rewritable Disk)等的光學紀錄媒體、MO(Magneto-Optical disk)等的光磁性記錄媒體、帶式媒體、磁性記錄媒體或半導體記憶體等。另外,控制部20,係亦可從其他裝置,經由通信電纜等取得被儲存於輔助記憶裝置24的程式等,並將取得的程式等儲存於輔助記憶裝置24。The media I / F 27 reads programs or data stored in the recording medium 28 and stores the programs or data in the auxiliary memory device 24. The recording medium 28 is an optical recording medium such as a DVD (Digital Versatile Disc) or a PD (Phase change rewritable Disk), a magneto-optical recording medium such as a MO (Magneto-Optical disk), a tape medium, a magnetic recording medium, or a semiconductor memory.体 等。 Body and so on. In addition, the control unit 20 may obtain a program or the like stored in the auxiliary memory device 24 from another device via a communication cable or the like, and store the obtained program or the like in the auxiliary memory device 24.

以上,說明了關於蝕刻裝置1之實施形態。從上述說明可清楚地明白,根據本實施形態之蝕刻裝置1,可降低配置於電漿之密度高的區域之元件D中之半導體層31的消耗量,並且,可縮短配置於電漿之密度高的區域之元件D中之半導體層31被曝露於電漿的時間。藉此,可使FPD的品質提升。The embodiment of the etching apparatus 1 has been described above. As can be clearly understood from the above description, according to the etching apparatus 1 of this embodiment, the consumption of the semiconductor layer 31 in the element D disposed in a region with a high plasma density can be reduced, and the density disposed in the plasma can be shortened. Time when the semiconductor layer 31 in the element D in the high area is exposed to the plasma. This can improve the quality of FPD.

[其他]   另外,本發明,係不限定於上述之實施形態,可在其要旨的範圍內進行各種變形。[Others] 本 The present invention is not limited to the embodiments described above, and various modifications can be made within the scope of the gist thereof.

例如,上述的實施形態中,係在各元件D的電極層32之蝕刻中,藉由第1處理氣體之電漿,蝕刻電極層32直至Al膜321的中途為止,其後,添加N2 氣體,藉由第1處理氣體及N2 氣體的混合氣體之電漿,繼續進行蝕刻。而且,第1處理氣體,係例如Cl2 氣體。但是,本案揭示之技術並不限於此。例如,第1處理氣體,係亦可為BCl3 氣體及Cl2 氣體的混合氣體。在該情況下,在各元件D的電極層32之蝕刻中,藉由BCl3 氣體及Cl2 氣體的混合氣體之電漿,蝕刻電極層32直至Al膜321的中途為止,其後,停止BCl3 氣體的供給,添加N2 氣體,藉由Cl2 氣體及N2 氣體的混合氣體之電漿,繼續進行蝕刻。另外,第1處理氣體,係除了Cl2 氣體以外,亦可為BCl3 氣體或CCl4 氣體等的其他含氯氣體。For example, in the above-mentioned embodiment, the electrode layer 32 of each element D is etched, and the electrode layer 32 is etched to the middle of the Al film 321 by the plasma of the first processing gas, and thereafter, N 2 gas is added. The etching is continued by the plasma of the mixed gas of the first processing gas and the N 2 gas. The first processing gas is, for example, a Cl 2 gas. However, the technology disclosed in this case is not limited to this. For example, the first processing gas may be a mixed gas of BCl 3 gas and Cl 2 gas. In this case, during the etching of the electrode layer 32 of each element D, the electrode layer 32 is etched by the plasma of a mixed gas of BCl 3 gas and Cl 2 gas until the middle of the Al film 321, and thereafter, BCl is stopped 3 gas supply, N 2 gas was added, and etching was continued by a plasma of a mixed gas of Cl 2 gas and N 2 gas. The first processing gas may be other chlorine-containing gas such as BCl 3 gas or CCl 4 gas in addition to the Cl 2 gas.

又,亦可將於第1處理氣體添加了N2 氣體的氣體設成為第2處理氣體。藉此,可簡化氣體供給機構120之構成。In addition, a gas to which the N 2 gas is added as the first processing gas may be used as the second processing gas. Thereby, the structure of the gas supply mechanism 120 can be simplified.

又,上述的本實施形態中,雖係於對應Ti元素之波長之光的發光強度之增加率成為了預定值以下的時序t2 (參閱圖6),停止N2 氣體之添加劑而再度開始進行Cl2 氣體的供給,但本案揭示之技術並不限於此。例如如圖6所示般,於對應Ti元素之波長之光的發光強度之增加率成為預定值以下的時序t2 ,係對應Al元素之波長之光的發光強度變低。因此,亦可監視對應Al元素之波長之光的發光強度以代替對應Ti元素之波長之光的發光強度之增加率,當對應Al元素之波長之光的發光強度成為了預定閾值以下的情況下,停止N2 氣體之添加,並再度開始進行Cl2 氣體之供給。In the above-mentioned embodiment, although the increase rate of the luminous intensity of the light corresponding to the wavelength of the Ti element is at a time t 2 (see FIG. 6), the additive of the N 2 gas is stopped and restarted. Supply of Cl 2 gas, but the technology disclosed in this application is not limited to this. For example, as shown in FIG. 6, the time t 2 at which the increase rate of the light emission intensity of the light corresponding to the wavelength of the Ti element becomes less than a predetermined value is that the light emission intensity of the light corresponding to the wavelength of the Al element becomes low. Therefore, the luminous intensity of the light corresponding to the wavelength of the Al element can be monitored instead of the increase rate of the luminous intensity of the light corresponding to the wavelength of the Ti element. When the luminous intensity of the light corresponding to the wavelength of the Al element falls below a predetermined threshold , Stop the addition of N 2 gas, and start the supply of Cl 2 gas again.

又,上述的實施形態中,雖係以使用作為電漿源之感應耦合電漿來進行蝕刻的蝕刻裝置1為例進行了說明,但本案揭示之技術並不限於此。只要是使用電漿來進行蝕刻的蝕刻裝置1,則電漿源不限於感應耦合電漿,例如可使用電容耦合電漿、微波電漿、磁控管電漿等任意的電漿源。Moreover, in the above-mentioned embodiment, although the etching apparatus 1 which performs etching using the inductive coupling plasma as a plasma source was demonstrated as an example, the technique disclosed by this case is not limited to this. As long as the etching device 1 uses a plasma to etch, the plasma source is not limited to an inductively coupled plasma. For example, any plasma source such as a capacitive coupling plasma, a microwave plasma, and a magnetron plasma can be used.

D‧‧‧元件D‧‧‧Element

G‧‧‧閘閥G‧‧‧Gate valve

W‧‧‧被處理基板W‧‧‧Processed substrate

1‧‧‧蝕刻裝置1‧‧‧etching device

10‧‧‧本體10‧‧‧ Ontology

20‧‧‧控制部20‧‧‧Control Department

101‧‧‧腔室101‧‧‧ chamber

102‧‧‧介電質壁102‧‧‧ Dielectric Wall

103‧‧‧天線室103‧‧‧ Antenna Room

104‧‧‧處理室104‧‧‧Processing Room

106‧‧‧窗106‧‧‧ windows

111‧‧‧淋浴頭框體111‧‧‧ shower head frame

113‧‧‧天線113‧‧‧antenna

115‧‧‧高頻電源115‧‧‧High-frequency power

120‧‧‧氣體供給機構120‧‧‧Gas supply mechanism

130‧‧‧載置台130‧‧‧mounting table

131‧‧‧基材131‧‧‧ substrate

132‧‧‧靜電夾具132‧‧‧ static clamp

148‧‧‧直流電源148‧‧‧DC Power Supply

153‧‧‧高頻電源153‧‧‧High-frequency power

160‧‧‧排氣機構160‧‧‧Exhaust mechanism

170‧‧‧發光監控器170‧‧‧light monitor

30‧‧‧閘極絕緣膜30‧‧‧Gate insulation film

31‧‧‧半導體層31‧‧‧Semiconductor layer

32‧‧‧電極層32‧‧‧ electrode layer

320‧‧‧Ti膜320‧‧‧Ti film

321‧‧‧Al膜321‧‧‧Al film

322‧‧‧Ti膜322‧‧‧Ti film

33‧‧‧光阻33‧‧‧Photoresist

【圖1】圖1,係表示蝕刻裝置之一例的圖。   【圖2】圖2,係表示底部閘極構造之TFT即元件之電極形成工程之一例的示意圖。   【圖3】圖3,係表示比較例中之元件之電極形成工程之一例的示意圖。   【圖4】圖4,係表示本實施形態中之元件之電極形成工程之一例的示意圖。   【圖5】圖5,係表示當相對於Cl2 氣體之流量而改變N2 氣體之流量的情況下之蝕刻速率及選擇比之實驗結果之一例的圖。   【圖6】圖6,係表示蝕刻中之Ti元素及Al元素之發光強度之變化之一例的示意圖。   【圖7】圖7,係表示蝕刻處理之一例的流程圖。   【圖8】圖8,係表示控制部之硬體之一例的圖。FIG. 1 is a diagram showing an example of an etching apparatus. [Fig. 2] Fig. 2 is a schematic diagram showing an example of an electrode formation process of a TFT, which is a bottom gate structure, which is an element. [Fig. 3] Fig. 3 is a schematic diagram showing an example of an electrode formation process of an element in a comparative example. [Fig. 4] Fig. 4 is a schematic diagram showing an example of an electrode formation process of the element in this embodiment. [Fig. 5] Fig. 5 is a graph showing an example of an experimental result of an etching rate and a selection ratio when a flow rate of N 2 gas is changed with respect to a flow rate of Cl 2 gas. [Fig. 6] Fig. 6 is a schematic diagram showing an example of changes in luminous intensity of the Ti element and the Al element during etching. FIG. 7 is a flowchart showing an example of an etching process. [Fig. 8] Fig. 8 is a diagram showing an example of hardware of a control unit.

Claims (9)

一種蝕刻方法,其特徵係,包含有:   搬入工程,將設置了「在半導體層上形成電極層」之複數個元件的被處理基板搬入至腔室內,該電極層,係在第1Ti膜上層積Al膜,在前述Al膜上層積第2Ti膜;   供給工程,將第1處理氣體供給至前述腔室內;   第1蝕刻工程,在前述腔室內,藉由前述第1處理氣體之電漿,蝕刻各前述元件之前述電極層所含有的前述第2Ti膜,並於任一前述元件,蝕刻各前述元件之前述電極層所含有的前述Al膜直至前述第1Ti膜露出為止;   第1切換工程,將被供給至前述腔室內之處理氣體從前述第1處理氣體切換成包含N2 氣體的第2處理氣體;及   第2蝕刻工程,在前述腔室內,藉由前述第2處理氣體之電漿,再度開始進行各前述元件之前述電極層的蝕刻。An etching method comprising: a moving-in process, moving a substrate to be processed in which a plurality of elements "forming an electrode layer on a semiconductor layer" are provided into a chamber, the electrode layer being laminated on the first Ti film Al film, a second Ti film is laminated on the Al film; a supply process to supply a first processing gas into the chamber; a first etching process to etch each of the chambers with a plasma of the first processing gas; The second Ti film contained in the electrode layer of the aforementioned element, and in any of the aforementioned elements, the Al film contained in the electrode layer of each of the aforementioned elements is etched until the first Ti film is exposed; the first switching process will be performed The processing gas supplied into the chamber is switched from the first processing gas to the second processing gas containing N 2 gas; and the second etching process is started again in the chamber by the plasma of the second processing gas. The electrode layer of each of the aforementioned elements is etched. 如申請專利範圍第1項之蝕刻方法,其中,更包含有:   第1判定工程,測定前述第1蝕刻工程中存在於前述腔室內的空間之對應Ti元素之波長之光的發光強度,並判定前述發光強度是否減少後轉為增加,   前述第1切換工程中,係在前述第1判定工程,當被判定為前述發光強度減少後轉為增加的情況下,將被供給至前述腔室內之處理氣體從前述第1處理氣體切換成前述第2處理氣體。For example, the etching method in the scope of patent application No. 1 further includes: The first determination process, which measures the luminous intensity of light corresponding to the wavelength of the Ti element in the space existing in the chamber in the first etching process, and determines Whether the luminous intensity decreases and then increases. In the first switching process, the first judging process is performed. When it is determined that the luminous intensity decreases and increases, it will be supplied to the chamber for treatment. The gas is switched from the first processing gas to the second processing gas. 如申請專利範圍第1或2項之蝕刻方法,其中,   前述第1處理氣體,係Cl2 氣體或BCl3 氣體及Cl2 氣體的混合氣體,   前述第2處理氣體,係Cl2 氣體及N2 氣體的混合氣體。For example, the etching method of item 1 or 2 of the patent application scope, wherein the first processing gas is a Cl 2 gas or a mixed gas of BCl 3 gas and Cl 2 gas, and the second processing gas is a Cl 2 gas and N 2 A mixture of gases. 如申請專利範圍第1或2項之蝕刻方法,其中,更包含有:   第2切換工程,在前述第2蝕刻工程,所有前述元件中之前述第1Ti膜露出後,將被供給至前述腔室內之處理氣體從前述第2處理氣體切換成不包含氮元素的第3處理氣體;及   第3蝕刻工程中,在前述腔室內,藉由前述第3處理氣體之電漿,再度開始進行各前述元件之前述電極層的蝕刻。For example, the etch method of item 1 or 2 of the scope of patent application, which further includes: The second switching process, after the aforementioned second etching process, the aforementioned first Ti film among all the aforementioned elements is exposed and then supplied to the aforementioned chamber. The processing gas is switched from the second processing gas to the third processing gas containing no nitrogen element; and in the third etching process, each of the aforementioned elements is restarted in the chamber by the plasma of the third processing gas. The aforementioned electrode layer is etched. 如申請專利範圍第4項之蝕刻方法,其中,更包含有:   第2判定工程,測定前述第2蝕刻工程中存在於前述腔室內的空間之對應Ti元素之波長之光的發光強度,並判定前述發光強度之增加率是否成為了預定值以下,   前述第2切換工程中,係在前述第2判定工程,當被判定為前述發光強度之增加率成為了前述預定值以下的情況下,將被供給至前述腔室內之處理氣體從前述第2處理氣體切換成前述第3處理氣體。For example, the etching method of item 4 of the scope of patent application further includes: The second determination process, which measures the luminous intensity of light corresponding to the wavelength of the Ti element in the space existing in the chamber in the second etching process, and determines Whether the increase rate of the luminous intensity is less than a predetermined value. 值 In the second switching process, the second determination process is performed. When it is determined that the increase rate of the luminous intensity is less than the predetermined value, it will be determined. The processing gas supplied into the chamber is switched from the second processing gas to the third processing gas. 如申請專利範圍第4項之蝕刻方法,其中,   前述第3處理氣體,係BCl3 氣體及Cl2 氣體的混合氣體或Cl2 氣體。For example, the etching method according to item 4 of the patent application range, wherein the third processing gas is a mixed gas of BCl 3 gas and Cl 2 gas or Cl 2 gas. 如申請專利範圍第1或2項之蝕刻方法,其中,   前述半導體層,係氧化物半導體。For example, the etching method according to item 1 or 2 of the scope of patent application, wherein: the aforementioned semiconductor layer is an oxide semiconductor. 如申請專利範圍第7項之蝕刻方法,其中,   前述氧化物半導體,係構成TFT(Thin Film Transistor)之通道。For example, the etching method according to item 7 of the scope of patent application, in which the aforementioned oxide semiconductor constitutes a channel of a TFT (Thin Film Transistor). 一種蝕刻裝置,其特徵係,具備有:   腔室;   載置台,被設置於前述腔室內,載置有設置了「在半導體層上形成電極層」之複數個元件的被處理基板,該電極層,係在第1Ti膜上層積Al膜,在前述Al膜上層積第2Ti膜;   供給部,將處理氣體供給至前述腔室內;   生成部,在前述被處理基板被載置於前述載置台的狀態下,生成被供給至前述腔室內之前述處理氣體的電漿;及   控制部,   前述控制部,係執行:   第1蝕刻工程,控制前述供給部,使第1處理氣體供給至前述腔室內,且控制前述生成部,在前述腔室內生成第1處理氣體之電漿,藉此,蝕刻各前述元件之前述電極層所含有的前述第2Ti膜,並於任一前述元件,蝕刻各前述元件之前述電極層所含有的前述Al膜直至前述第1Ti膜露出為止;   切換工程,控制前述供給部,將被供給至前述腔室內之前述處理氣體從前述第1處理氣體切換成包含N2 氣體的第2處理氣體;及   第2蝕刻工程,控制前述生成部,在前述腔室內生成前述第2處理氣體之電漿,藉此,再度開始進行各前述元件之前述電極層的蝕刻。An etching device is characterized in that it includes: a chamber; a mounting table disposed in the chamber, and a substrate to be processed on which a plurality of elements for forming an electrode layer on a semiconductor layer are placed, and the electrode layer An Al film is laminated on the first Ti film, and a second Ti film is laminated on the Al film; a supply unit for supplying a processing gas into the chamber; a generation unit in a state where the substrate to be processed is placed on the mounting table Generating a plasma supplied to the processing gas in the chamber; and a control unit, the control unit, performing: a first etching process, controlling the supply unit so that the first processing gas is supplied into the chamber, and The generation unit is controlled to generate a plasma of a first processing gas in the chamber, thereby etching the second Ti film contained in the electrode layer of each of the elements, and etching the foregoing of each of the elements in any of the foregoing elements. The Al film contained in the electrode layer until the first Ti film is exposed; the switching process is controlled to control the supply unit to be supplied to the processing gas in the chamber; Switching from the first process gas into the second process gas comprising N 2 gas; and a second etching step, the control unit generating, to generate plasma of the second gas in the treatment chamber, whereby the respective start again Etching of the aforementioned electrode layer of the aforementioned device.
TW107117356A 2017-06-05 2018-05-22 Etching method and etching apparatus TWI767002B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017110524A JP6878154B2 (en) 2017-06-05 2017-06-05 Etching method and etching equipment
JP2017-110524 2017-06-05

Publications (2)

Publication Number Publication Date
TW201909273A true TW201909273A (en) 2019-03-01
TWI767002B TWI767002B (en) 2022-06-11

Family

ID=64540067

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107117356A TWI767002B (en) 2017-06-05 2018-05-22 Etching method and etching apparatus

Country Status (4)

Country Link
JP (1) JP6878154B2 (en)
KR (1) KR102136458B1 (en)
CN (1) CN108987285B (en)
TW (1) TWI767002B (en)

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58206126A (en) * 1982-05-26 1983-12-01 Hitachi Ltd Plasma etching method for multilayer film
JPH01158733A (en) * 1987-12-16 1989-06-21 Oki Electric Ind Co Ltd Manufacture of semiconductor device
JPH06216069A (en) * 1993-01-13 1994-08-05 Hitachi Ltd Etching method and device
US5545590A (en) * 1994-08-29 1996-08-13 International Business Machines Corporation Conductive rie-resistant collars for studs beneath rie-defined wires
JPH08340005A (en) * 1995-06-09 1996-12-24 Yamaha Corp Wiring forming method
US5976986A (en) * 1996-08-06 1999-11-02 International Business Machines Corp. Low pressure and low power C12 /HC1 process for sub-micron metal etching
US5883007A (en) * 1996-12-20 1999-03-16 Lam Research Corporation Methods and apparatuses for improving photoresist selectivity and reducing etch rate loading
DE19728472A1 (en) * 1997-07-03 1999-01-07 Siemens Ag Structuring process
US6548413B1 (en) * 1998-03-26 2003-04-15 Chartered Semiconductor Manufacturing Ltd. Method to reduce microloading in metal etching
JP2000235968A (en) 1999-02-15 2000-08-29 Sharp Corp Dry etching device and dry etching method using the same
JP4605554B2 (en) * 2000-07-25 2011-01-05 独立行政法人物質・材料研究機構 Mask material for dry etching
US6933243B2 (en) * 2002-02-06 2005-08-23 Applied Materials, Inc. High selectivity and residue free process for metal on thin dielectric gate etch application
JP2007103604A (en) * 2005-10-03 2007-04-19 Hitachi High-Technologies Corp Etching method and processor
JP5192209B2 (en) * 2006-10-06 2013-05-08 東京エレクトロン株式会社 Plasma etching apparatus, plasma etching method, and computer-readable storage medium
KR20080033589A (en) * 2006-10-12 2008-04-17 삼성전자주식회사 Method of forming metal line and method of manufacturing a display substrate by using the same
US8399356B2 (en) * 2008-03-28 2013-03-19 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
JP2015076487A (en) * 2013-10-08 2015-04-20 株式会社ジャパンディスプレイ Method of manufacturing liquid crystal display device
JP6349796B2 (en) * 2014-03-11 2018-07-04 東京エレクトロン株式会社 Plasma processing apparatus, thin film transistor manufacturing method, and storage medium
JP2016127224A (en) * 2015-01-08 2016-07-11 キヤノン株式会社 Semiconductor device and semiconductor device manufacturing method

Also Published As

Publication number Publication date
TWI767002B (en) 2022-06-11
CN108987285B (en) 2023-05-16
JP6878154B2 (en) 2021-05-26
KR102136458B1 (en) 2020-07-21
JP2018206937A (en) 2018-12-27
CN108987285A (en) 2018-12-11
KR20180133221A (en) 2018-12-13

Similar Documents

Publication Publication Date Title
US9396962B2 (en) Etching method
US9449838B2 (en) Semiconductor device manufacturing method
US20080066868A1 (en) Focus ring and plasma processing apparatus
US8404595B2 (en) Plasma processing method
US8524331B2 (en) Substrate processing method
US9039909B2 (en) Plasma etching method, semiconductor device manufacturing method and computer-readable storage medium
US20100224587A1 (en) Plasma etching method, plasma etching apparatus and computer-readable storage medium
US8609549B2 (en) Plasma etching method, plasma etching apparatus, and computer-readable storage medium
US10453699B2 (en) Etching method and etching apparatus
US20100144157A1 (en) Plasma etching apparatus and method
US20170338084A1 (en) Plasma processing method
US20180122620A1 (en) Plasma processing apparatus
JP7433164B2 (en) Substrate processing system
US11211229B2 (en) Processing method and plasma processing apparatus
US20080014755A1 (en) Plasma etching method and computer-readable storage medium
KR102281211B1 (en) Etching method
TWI767002B (en) Etching method and etching apparatus
US9754797B2 (en) Etching method for selectively etching silicon oxide with respect to silicon nitride
US20080176408A1 (en) Method and apparatus for manufacturing semiconductor devices, control program and computer-readable storage medium