TW201839830A - Cutting method - Google Patents

Cutting method Download PDF

Info

Publication number
TW201839830A
TW201839830A TW106113259A TW106113259A TW201839830A TW 201839830 A TW201839830 A TW 201839830A TW 106113259 A TW106113259 A TW 106113259A TW 106113259 A TW106113259 A TW 106113259A TW 201839830 A TW201839830 A TW 201839830A
Authority
TW
Taiwan
Prior art keywords
cutting
packaging
cutting method
item
scope
Prior art date
Application number
TW106113259A
Other languages
Chinese (zh)
Other versions
TWI722172B (en
Inventor
楊泰嘉
詹原旻
方君維
Original Assignee
矽品精密工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 矽品精密工業股份有限公司 filed Critical 矽品精密工業股份有限公司
Priority to TW106113259A priority Critical patent/TWI722172B/en
Priority to CN201710307701.3A priority patent/CN108735592B/en
Publication of TW201839830A publication Critical patent/TW201839830A/en
Application granted granted Critical
Publication of TWI722172B publication Critical patent/TWI722172B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • H01L21/3043Making grooves, e.g. cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Dicing (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

A cutting method performs at least one transversal and longitudinal cutting process on a carrying structure provided with a plurality of packaging units to separate the packaging units, wherein the entire cutting route of the at least one transversal and longitudinal cutting process is not a single line. Therefore, the cutting route can evade the packaging units based on demands, and the packaging units can be prevented from contacting with a cutting tool and be avoided from damaged.

Description

切割方法    Cutting method   

本發明係有關一種封裝製程,尤指一種封裝切單方法。 The invention relates to a packaging process, in particular to a packaging singulation method.

隨著電子產業的發達,現今的電子產品已趨向輕薄短小與功能多樣化的方向設計,半導體封裝技術亦隨之開發出不同的封裝型態,其中,球柵陣列式(Ball grid array,簡稱BGA),例如PBGA、EBGA、FCBGA等,為一種先進的半導體封裝技術,其採用一封裝基板安置半導體元件,並於該封裝基板背面植設複數個柵狀陣列排設之錫球,使相同單位面積之電路板上可容納更多輸入/輸出連接端以符合高度集積化之半導體晶片之需求,並藉該些錫球將整個封裝單元焊接並電性連接至外部電子裝置。 With the development of the electronics industry, today's electronic products have been designed to be light, thin, short, and functionally diversified. Semiconductor packaging technology has also developed different packaging types. Among them, the ball grid array (BGA) ), Such as PBGA, EBGA, FCBGA, etc., is an advanced semiconductor packaging technology. It uses a packaging substrate to house semiconductor components, and a plurality of solder balls arranged in a grid array are arranged on the back of the packaging substrate to make the same unit area. The circuit board can accommodate more input / output connections to meet the needs of highly integrated semiconductor wafers, and the entire package unit is soldered and electrically connected to external electronic devices by these solder balls.

請參閱第1A及1B圖,係為習知覆晶封裝之整版面封裝結構1,其製法係先於一膠帶1c上陣列排設複數封裝基板10,接著放置半導體元件11於該封裝基板10上,再進行預烘烤,之後進行模壓作業以令封裝膠體12包覆該半導體元件11,使該封裝基板10、半導體元件11與封裝膠體12構成封裝單元1a,且各該封裝單元1a之間係以由該封 裝膠體12之材質構成的間隔部1b相互結合,其中,各該間隔部1b呈單一直線狀。最後,將該間隔部1b作為切割路徑S以連續直線進行切單作業,藉此分離各該封裝單元1a及該膠帶1c。 Please refer to FIG. 1A and FIG. 1B, which is a conventional full-surface package structure 1 of a flip-chip package. The manufacturing method is to first arrange a plurality of package substrates 10 in an array on a tape 1c, and then place semiconductor components 11 on the package substrate 10. Then, pre-baking is performed, and then a molding operation is performed so that the packaging colloid 12 covers the semiconductor element 11 so that the packaging substrate 10, the semiconductor element 11 and the packaging colloid 12 constitute a packaging unit 1a, and the packaging units 1a are connected between each other. The spacers 1 b made of the material of the sealing gel 12 are combined with each other, and each of the spacers 1 b has a single linear shape. Finally, the spacer portion 1b is used as a cutting path S to perform a singulation operation in a continuous straight line, thereby separating each of the packaging units 1a and the tape 1c.

惟,習知封裝製程中,因該封裝基板10黏於該膠帶1c上並經預烘烤後會產生偏移(如第1C圖所示),故於切單作業時,直線型切割路徑S將使切割刀破壞該封裝單元1a(如第1C圖所示),造成該封裝單元1a之報廢率提高。 However, in the conventional packaging process, because the packaging substrate 10 is adhered to the tape 1c and pre-baked, an offset will occur (as shown in FIG. 1C). Therefore, during the cutting operation, the linear cutting path S The dicing blade will damage the packaging unit 1a (as shown in FIG. 1C), resulting in an increased scrap rate of the packaging unit 1a.

再者,若以人工切割取代切割機具,然因人工切割之精準度更低,將使該封裝單元1a之報廢率更高。 Furthermore, if the cutting tool is replaced by manual cutting, the accuracy of manual cutting will be lower, which will result in a higher scrap rate of the packaging unit 1a.

因此,如何克服上述習知技術之種種問題,實已成為目前業界亟待克服之難題。 Therefore, how to overcome the problems of the above-mentioned conventional technologies has become an urgent problem to be overcome in the industry.

鑑於上述習知技術之種種缺失,本發明係揭露一種切割方法,係包括:結合複數封裝單元至一承載結構上;以及沿任二該封裝單元間之間隔部進行至少一縱向及橫向之切割作業,以分離各該封裝單元,其中,至少一該縱向或橫向切割作業之整體切割路徑係為非單一直線。 In view of the various shortcomings of the above-mentioned conventional technologies, the present invention discloses a cutting method, which includes: combining a plurality of packaging units to a load-bearing structure; and performing at least one vertical and horizontal cutting operation along a space between any two of the packaging units. In order to separate the packaging units, at least one overall cutting path of the vertical or horizontal cutting operation is not a single straight line.

前述之切割方法中,該承載結構係為膠帶。 In the aforementioned cutting method, the supporting structure is an adhesive tape.

前述之切割方法中,該封裝單元係包含電子元件、以及包覆該電子元件之封裝材。進一步,該封裝單元復包含用以承載該電子元件之承載件。 In the aforementioned cutting method, the packaging unit includes an electronic component and a packaging material covering the electronic component. Further, the packaging unit further includes a carrier for carrying the electronic component.

前述之切割方法中,該間隔部係為空氣通道,或該間隔部係由封裝材構成。 In the aforementioned cutting method, the spacer is an air passage, or the spacer is made of a packaging material.

前述之切割方法中,該切割作業係對應該封裝單元預定位置設有虛擬位置表,並於該虛擬位置表中設定至少一辨識點,再擷取該封裝單元實際所對應之當前位置,以根據所設定的辨識點與對應的該封裝單元之當前位置計算出切割路徑。 In the foregoing cutting method, the cutting operation is provided with a virtual position table corresponding to a predetermined position of the packaging unit, and at least one identification point is set in the virtual position table, and then the actual position corresponding to the packaging unit is retrieved, according to The set identification point and the corresponding current position of the packaging unit calculate the cutting path.

前述之切割方法中,該整體切割路徑係由復數直線切割線段所構成。 In the aforementioned cutting method, the overall cutting path is constituted by a plurality of linear cutting line segments.

前述之切割方法中,該封裝單元係未設於該承載結構之預定位置上。例如,該封裝單元之偏移量係至多100微米。 In the aforementioned cutting method, the packaging unit is not disposed at a predetermined position of the carrying structure. For example, the offset of the packaging unit is at most 100 microns.

前述之切割方法中,該些封裝單元之尺寸係相同或不同。 In the aforementioned cutting method, the dimensions of the packaging units are the same or different.

前述之切割方法中,該切割作業係擷取該封裝單元實際所對應之當前位置,以根據對應的該封裝單元之當前位置計算出切割路徑。 In the foregoing cutting method, the cutting operation is to capture a current position corresponding to the packaging unit to calculate a cutting path according to the corresponding current position of the packaging unit.

由上可知,本發明之切割方法,係藉由擷取該封裝單元實際所對應之當前位置,以根據對應的該封裝單元之當前位置所選出的辨識點計算出最佳的切割路徑,而令該切割路徑之整體係為非單一直線,以於該封裝單元產生位移時,該切割路徑能避開該些封裝單元,有效降低該封裝單元之報廢率。 It can be known from the above that the cutting method of the present invention is to obtain an optimal cutting path according to the identification point selected by the corresponding current position of the packaging unit by capturing the actual current position corresponding to the packaging unit. The whole of the cutting path is a non-single straight line, so that when the packaging unit is displaced, the cutting path can avoid the packaging units and effectively reduce the scrap rate of the packaging unit.

1,2,4‧‧‧整版面封裝結構 1,2,4‧‧‧‧Full layout package structure

1a,2a,4a,4a’‧‧‧封裝單元 1a, 2a, 4a, 4a’‧‧‧package unit

1b,2b,2b’‧‧‧間隔部 1b, 2b, 2b’‧‧‧spacer

1c‧‧‧膠帶 1c‧‧‧Tape

10‧‧‧封裝基板 10‧‧‧ package substrate

11‧‧‧半導體元件 11‧‧‧Semiconductor

12‧‧‧封裝膠體 12‧‧‧ encapsulated colloid

2c‧‧‧承載結構 2c‧‧‧bearing structure

20‧‧‧承載件 20‧‧‧carrying parts

21‧‧‧電子元件 21‧‧‧Electronic components

22‧‧‧封裝材 22‧‧‧Packaging material

3‧‧‧計算器 3‧‧‧ calculator

L,L’,L”‧‧‧切割路徑 L, L ’, L” ‧‧‧ cutting path

L1,L2,L3,L4‧‧‧直線切割線段 L1, L2, L3, L4‧‧‧Straight cutting line segments

P‧‧‧辨識點 P‧‧‧Identification point

P’,P”‧‧‧當前位置 P ’, P” ‧‧‧ current position

S‧‧‧切割路徑 S‧‧‧ cutting path

Y‧‧‧偏移量 Y‧‧‧offset

第1A圖係為習知覆晶封裝的局部剖視示意圖;第1B圖係為習知覆晶封裝之局部上視示意圖; 第1C圖係為習知覆晶封裝之封裝基板呈現偏移狀態的上視示意圖;第2A圖係為本發明之切割方法省略封裝材之上視示意圖;第2B圖係為應用本發明之切割方法之封裝單元之局部上視示意圖;第2C圖係為本發明之切割方法所應用之計算器所配置對應封裝單元預定位置之虛擬位置表之示意圖;第2C’圖係為本發明之切割方法所應用之影像擷取單元所擷取該封裝單元所對應之當前位置之示意圖;第3圖係為本發明之切割方法之切割路徑之示意圖;以及第4圖係為對應第2A圖之另一實施例的上視示意圖。 Fig. 1A is a schematic partial cross-sectional view of a conventional flip-chip package; Fig. 1B is a schematic top-view schematic view of a conventional flip-chip package; Top view schematic; Figure 2A is a top schematic view of the cutting method omitting the packaging material of the present invention; Figure 2B is a partial top schematic view of a packaging unit to which the cutting method of the present invention is applied; and Figure 2C is a schematic view of the present invention The schematic diagram of the virtual position table corresponding to the predetermined position of the packaging unit configured by the calculator applied by the cutting method; FIG. 2C ′ is the current position corresponding to the packaging unit captured by the image capture unit applied by the cutting method of the present invention FIG. 3 is a schematic view of a cutting path of the cutting method of the present invention; and FIG. 4 is a schematic top view of another embodiment corresponding to FIG. 2A.

以下藉由特定的具體實施例說明本發明之實施方式,熟悉此技藝之人士可由本說明書所揭示之內容輕易地瞭解本發明之其他優點及功效。 The following describes the implementation of the present invention through specific embodiments. Those skilled in the art can easily understand other advantages and effects of the present invention from the content disclosed in this specification.

須知,本說明書所附圖式所繪示之結構、比例、大小等,均僅用以配合說明書所揭示之內容,以供熟悉此技藝之人士之瞭解與閱讀,並非用以限定本發明可實施之限定條件,故不具技術上之實質意義,任何結構之修飾、比例關係之改變或大小之調整,在不影響本發明所能產生之功效及所能達成之目的下,均應仍落在本發明所揭示之技術內容得能涵蓋之範圍內。同時,本說明書中所引用之如 “上”及“一”等之用語,亦僅為便於敘述之明瞭,而非用以限定本發明可實施之範圍,其相對關係之改變或調整,在無實質變更技術內容下,當亦視為本發明可實施之範疇。 It should be noted that the structures, proportions, sizes, etc. shown in the drawings in this specification are only used to match the content disclosed in the specification for the understanding and reading of those skilled in the art, and are not intended to limit the implementation of the present invention. The limited conditions are not technically significant. Any modification of the structure, change of the proportional relationship, or adjustment of the size shall still fall within the scope of this invention without affecting the effects and goals that the invention can produce. The technical content disclosed by the invention can be covered. At the same time, the terms such as “上” and “一” used in this specification are only for the convenience of description, and are not intended to limit the scope of the present invention. Substantially changing the technical content should also be regarded as the scope in which the present invention can be implemented.

第2A圖係為本發明之切割方法省略封裝材之上視示意圖。於本實施例中,該切割方法係應用於半導體封裝製程(如封裝切單製程)中。 FIG. 2A is a schematic top view of the cutting method of the present invention in which the packaging material is omitted. In this embodiment, the dicing method is applied to a semiconductor packaging process (such as a package singulation process).

首先,提供一整版面封裝結構2,其係於一承載結構2c上設有複數封裝單元2a,該複數封裝單元2a係呈陣列排列,且各該封裝單元2a之間係以間隔部2b相互結合。接著,沿該間隔部2b進行切割作業(即沿該整版面封裝結構2之橫向及縱向分別進行多次或至少一切割作業)以分離各該封裝單元2a及該承載結構2c,且至少一該橫向或縱向之切割作業之整體之切割路徑L係為非單一直線。 First, a full-page package structure 2 is provided, which is provided with a plurality of packaging units 2a on a carrier structure 2c. The plurality of packaging units 2a are arranged in an array, and the packaging units 2a are connected to each other with a space 2b. . Then, a cutting operation is performed along the spacer portion 2b (that is, multiple or at least one cutting operation is performed along the lateral direction and the longitudinal direction of the entire layout packaging structure 2) to separate each of the packaging units 2a and the carrying structure 2c, and at least one The entire cutting path L of the horizontal or vertical cutting operation is not a single straight line.

於本實施例中,該承載結構2c係為膠帶,且該些封裝單元2a之尺寸相同,並如第2B圖所示,該封裝單元2a係包含一承載件20、至少一設於該承載件20上之電子元件21、以及包覆該電子元件21之封裝材22。 In this embodiment, the supporting structure 2c is an adhesive tape, and the packaging units 2a have the same size, and as shown in FIG. 2B, the packaging unit 2a includes a supporting member 20 and at least one provided on the supporting member. An electronic component 21 on 20 and a packaging material 22 covering the electronic component 21.

所述之承載件20係例如為具有核心層與線路結構之封裝基板(substrate)或無核心層(coreless)之線路結構,其具有複數線路層,如扇出(fan out)型重佈線路層(redistribution layer,簡稱RDL)。應可理解地,該承載件20亦可為其它可供承載如晶片等電子元件之承載單元,例如導線架(lead frame),並不限於上述。 The carrier 20 is, for example, a package substrate having a core layer and a circuit structure or a coreless circuit structure, which has a plurality of circuit layers, such as a fan-out redistribution circuit layer (redistribution layer, RDL for short). It should be understood that the supporting member 20 may also be other supporting units for supporting electronic components such as wafers, such as lead frames, and is not limited to the above.

所述之電子元件21係為主動元件、被動元件或其組合者,且該主動元件係例如半導體晶片,而該被動元件係例如電阻、電容及電感。 The electronic component 21 is an active component, a passive component, or a combination thereof, and the active component is, for example, a semiconductor wafer, and the passive component is, for example, a resistor, a capacitor, and an inductor.

所述之封裝材22之材質係為聚醯亞胺(polyimide,簡稱PI)、乾膜(dry film)、環氧樹脂(epoxy)或封裝材(molding compound)。 The material of the packaging material 22 is polyimide (PI), dry film, epoxy, or molding compound.

再者,該間隔部2b可為空氣通道,如第2A圖所示;或者,如第2B圖所示,將封裝材形成於該間隔部2b’。 Furthermore, the spacer 2b may be an air passage, as shown in FIG. 2A; or, as shown in FIG. 2B, a packaging material is formed in the spacer 2b '.

又,如第2A及2B圖所示,部分該封裝單元2a係未設於該承載結構2c之預定位置上,例如部分封裝單元2a偏移原本位於承載結構2c上的位置(其偏移量Y係至多100微米),使部分相鄰之封裝單元2a之佈設位置未相互對齊。具體地,於形成該封裝材22前,會先進行預烘烤以固定該承載件20與該承載結構2c之間(或該承載件20與該電子元件21之間)的膠材,故部分該承載件20會受膠材的影響而產生位移,因而部分該些封裝單元2a之佈設位置沒有位於預定之位置上。 In addition, as shown in FIGS. 2A and 2B, part of the packaging unit 2a is not provided at a predetermined position of the carrying structure 2c. For example, part of the packaging unit 2a is offset from the position originally located on the carrying structure 2c (its offset Y (At most 100 microns), so that the arrangement positions of some adjacent packaging units 2a are not aligned with each other. Specifically, before the packaging material 22 is formed, pre-baking is performed to fix the adhesive material between the carrier 20 and the carrier structure 2c (or between the carrier 20 and the electronic component 21). The bearing member 20 is displaced by the influence of the rubber material, and therefore, the layout positions of some of the packaging units 2a are not located at predetermined positions.

另外,該切割作業係為切單作業,且該切割路徑L之整體係呈非單一直線。具體地,如2C圖所示,該切割作業所用之切割機的計算器3(如內建電腦)係預先配置一對應該封裝單元2a預定位置的虛擬正確位置表,並於該虛擬位置表中設定至少一辨識點P(封裝單元預定位置),再使該切割機之影像擷取單元(或相機,圖未示),如感光耦合元件(Charge-coupled Device,簡稱CCD),擷取該封裝單 元2a實際所對應之當前位置P’,之後,令該計算器3根據其所設定的辨識點P判斷該當前位置P’是否位於虛擬正確位置表中之預定位置,故若該當前位置P’符合預定位置時,則該計算器3所計算出之最佳路徑為單一直線;若該當前位置P’不符合預定位置時,則該計算器3會根據該辨識點P與該當前位置P’計算出最佳的切割路徑L。 In addition, the cutting operation is a cutting operation, and the entire cutting path L is not a single straight line. Specifically, as shown in FIG. 2C, the calculator 3 (such as a built-in computer) of the cutting machine used in the cutting operation is configured in advance with a pair of virtual correct position tables corresponding to predetermined positions of the packaging unit 2a, and is stored in the virtual position table Set at least one identification point P (predetermined position of the packaging unit), and then make the image capture unit (or camera, not shown) of the cutting machine, such as a Charge-coupled Device (CCD), capture the package The actual current position P 'corresponding to the unit 2a, after that, the calculator 3 is instructed to determine whether the current position P' is located at a predetermined position in the virtual correct position table according to the recognition point P set by it, so if the current position P ' When it meets the predetermined position, the optimal path calculated by the calculator 3 is a single straight line; if the current position P 'does not match the predetermined position, the calculator 3 will calculate the position according to the recognition point P and the current position P'. Calculate the optimal cutting path L.

應可理解地,該切割作業所用之切割機的計算器3亦可不需配置虛擬正確位置表,使該切割機之影像擷取單元(圖未示)擷取該封裝單元2a實際所對應之當前位置P’之後,令該計算器3根據該些當前位置P’選取辨識點P”(如第2C’圖所示),直接計算出最佳的切割路徑L。 It should be understood that the calculator 3 of the cutting machine used in the cutting operation may not need to be configured with a virtual correct position table, so that the image capturing unit (not shown) of the cutting machine captures the actual current corresponding to the packaging unit 2a. After the position P ′, the calculator 3 is caused to select the recognition point P ”according to the current positions P ′ (as shown in FIG. 2C ′) to directly calculate the optimal cutting path L.

因此,當該辨識點P,P”之數量設定越多時,該切單製程之切割精準度越高,故能降低切割刀具碰觸該封裝單元2a之機率,因而可減少該封裝單元2a之報廢數量,且根據該切割機的作動方式能定義出直線切割線段之數量。例如,該計算器3所計算出之最佳切割路徑包含複數直線切割線段,如第3圖所示之切割路徑L’,其整體切割路徑係由複數直線切割線段L1,L2,L3,L4所構成,亦即該整體切割路徑係分段完成。另外,該些直線切割線段L1,L2,L3,L4的各別切割路徑須大於切割刀具直徑,所以整體切割路徑須分成幾段會根據刀具尺寸做決定。 Therefore, when the number of the identification points P, P ”is set more, the cutting accuracy of the singulation process is higher, so the probability of the cutting tool touching the packaging unit 2a can be reduced, and the packaging unit 2a can be reduced. Scrap quantity, and the number of linear cutting line segments can be defined according to the operation mode of the cutting machine. For example, the optimal cutting path calculated by the calculator 3 includes a plurality of straight cutting line segments, as shown in the cutting path L in FIG. 3 ', Its overall cutting path is composed of a plurality of linear cutting line segments L1, L2, L3, L4, that is, the overall cutting path is completed in sections. In addition, each of these straight cutting line segments L1, L2, L3, L4 The cutting path must be larger than the diameter of the cutting tool, so the overall cutting path must be divided into several sections and will be determined according to the size of the tool.

應可理解地,由於該切割路徑L,L’之整體係為非單一直線,故本發明之切割方法亦能應用於包含不同尺寸之封裝單元4a,4a’的整版面封裝結構4,如第4圖所示之切 割路徑L”。 It should be understood that, because the entirety of the cutting paths L, L 'is a non-single straight line, the cutting method of the present invention can also be applied to a full-page packaging structure 4 including packaging units 4a, 4a' of different sizes, as shown in the figure. The cutting path L "shown in Fig. 4.

綜上所述,本發明之切割方法係藉由擷取該封裝單元2a實際所對應之當前位置P’,以根據對應的該封裝單元2a之當前位置P’所選出的辨識點P”計算出最佳的切割路徑L,L’,L”,而令該切割路徑L,L’,L”之整體係為非單一直線,以於該承載件20產生位移時,該切割路徑L,L’,L”能避開該些封裝單元2a,4a,4a’,故相較於習知技術,本發明之切割方法能依需求令切割機具避開該些封裝單元2a,4a,4a’而不會碰觸該些封裝單元2a,4a,4a’,因而能避免該封裝單元2a,4a,4a’損壞,進而有效降低該封裝單元2a,4a,4a’之報廢率。 To sum up, the cutting method of the present invention is to calculate the actual position P 'corresponding to the packaging unit 2a to obtain the identification point P "selected by the corresponding current position P' of the packaging unit 2a. The optimal cutting path L, L ', L ", and the whole of the cutting path L, L', L" is a non-single straight line, so that when the bearing member 20 is displaced, the cutting path L, L ' "L" can avoid the packaging units 2a, 4a, 4a ', so compared with the conventional technology, the cutting method of the present invention can make the cutting machine avoid the packaging units 2a, 4a, 4a' without the need. Will touch the packaging units 2a, 4a, 4a ', so that the packaging units 2a, 4a, 4a' can be prevented from being damaged, and the scrapping rate of the packaging units 2a, 4a, 4a 'can be effectively reduced.

上述實施例係用以例示性說明本發明之原理及其功效,而非用於限制本發明。任何熟習此項技藝之人士均可在不違背本發明之精神及範疇下,對上述實施例進行修改。因此本發明之權利保護範圍,應如後述之申請專利範圍所列。 The above embodiments are used to exemplify the principle of the present invention and its effects, but not to limit the present invention. Anyone skilled in the art can modify the above embodiments without departing from the spirit and scope of the present invention. Therefore, the scope of protection of the rights of the present invention should be listed in the scope of patent application described later.

Claims (12)

一種切割方法,係包括:結合複數封裝單元至一承載結構上;以及沿任二該封裝單元間之間隔部進行至少一縱向及橫向之切割作業,以分離各該封裝單元,其中,至少一該縱向或橫向切割作業之整體切割路徑係為非單一直線。     A cutting method includes: combining a plurality of packaging units to a load-bearing structure; and performing at least one vertical and horizontal cutting operation along a space between any two of the packaging units to separate each of the packaging units, of which at least one The overall cutting path of a longitudinal or transverse cutting operation is not a single straight line.     如申請專利範圍第1項所述之切割方法,其中,該承載結構係為膠帶。     The cutting method according to item 1 of the scope of patent application, wherein the bearing structure is an adhesive tape.     如申請專利範圍第1項所述之切割方法,其中,該封裝單元係包含電子元件以及包覆該電子元件之封裝材。     The cutting method according to item 1 of the scope of patent application, wherein the packaging unit comprises an electronic component and a packaging material covering the electronic component.     如申請專利範圍第3項所述之切割方法,其中,該封裝單元復包含用以承載該電子元件之承載件。     The cutting method according to item 3 of the patent application scope, wherein the packaging unit further comprises a carrier for carrying the electronic component.     如申請專利範圍第1項所述之切割方法,其中,該間隔部係為空氣通道。     The cutting method according to item 1 of the scope of patent application, wherein the spacer is an air channel.     如申請專利範圍第1項所述之切割方法,其中,該間隔部係由封裝材構成。     The cutting method according to item 1 of the scope of patent application, wherein the spacer is made of a packaging material.     如申請專利範圍第1項所述之切割方法,其中,該切割作業係對應該封裝單元預定位置設有虛擬位置表,並於該虛擬位置表中設定至少一辨識點,再擷取該封裝單元實際所對應之當前位置,以根據所設定的辨識點與對應的該封裝單元之當前位置計算出切割路徑。     The cutting method according to item 1 of the scope of patent application, wherein the cutting operation is provided with a virtual position table corresponding to a predetermined position of the packaging unit, and at least one identification point is set in the virtual position table, and then the packaging unit is retrieved. The actual corresponding current position is used to calculate the cutting path according to the set identification point and the corresponding current position of the packaging unit.     如申請專利範圍第1項所述之切割方法,其中,該整體切割路徑係由複數直線切割線段所構成。     The cutting method according to item 1 of the scope of patent application, wherein the overall cutting path is composed of a plurality of straight cutting line segments.     如申請專利範圍第1項所述之切割方法,其中,該封裝單元係未設於該承載結構之預定位置上。     The cutting method according to item 1 of the scope of patent application, wherein the packaging unit is not provided at a predetermined position of the bearing structure.     如申請專利範圍第9項所述之切割方法,其中,該封裝單元之偏移量係至多100微米。     The cutting method according to item 9 of the scope of patent application, wherein the offset of the packaging unit is at most 100 microns.     如申請專利範圍第1項所述之切割方法,其中,該些封裝單元之尺寸係相同或不同。     The cutting method according to item 1 of the scope of patent application, wherein the dimensions of the packaging units are the same or different.     如申請專利範圍第1項所述之切割方法,其中,該切割作業係擷取該封裝單元實際所對應之當前位置,以根據對應的該封裝單元之當前位置所選出的辨識點計算出切割路徑。     The cutting method according to item 1 of the scope of patent application, wherein the cutting operation is to capture the actual current position corresponding to the packaging unit, and calculate the cutting path according to the identification point selected by the corresponding current position of the packaging unit. .    
TW106113259A 2017-04-20 2017-04-20 Cutting method TWI722172B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW106113259A TWI722172B (en) 2017-04-20 2017-04-20 Cutting method
CN201710307701.3A CN108735592B (en) 2017-04-20 2017-05-04 Cutting method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW106113259A TWI722172B (en) 2017-04-20 2017-04-20 Cutting method

Publications (2)

Publication Number Publication Date
TW201839830A true TW201839830A (en) 2018-11-01
TWI722172B TWI722172B (en) 2021-03-21

Family

ID=63940197

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106113259A TWI722172B (en) 2017-04-20 2017-04-20 Cutting method

Country Status (2)

Country Link
CN (1) CN108735592B (en)
TW (1) TWI722172B (en)

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5435876A (en) * 1993-03-29 1995-07-25 Texas Instruments Incorporated Grid array masking tape process
DE19841492A1 (en) * 1998-09-10 2000-03-23 Wacker Siltronic Halbleitermat Method and device for separating a large number of disks from a brittle hard workpiece
JP4659300B2 (en) * 2000-09-13 2011-03-30 浜松ホトニクス株式会社 Laser processing method and semiconductor chip manufacturing method
US20040219443A1 (en) * 2003-05-01 2004-11-04 Spears Kurt E. Method for wafer dicing
JP4447392B2 (en) * 2004-07-23 2010-04-07 株式会社ディスコ Wafer dividing method and dividing apparatus
CN100411125C (en) * 2005-05-30 2008-08-13 矽品精密工业股份有限公司 Method for preparing packages of semiconductor, and cutting unit
CN100524719C (en) * 2006-08-03 2009-08-05 南茂科技股份有限公司 Array packaging substrate and method for judging cutting mode of packaging array
US8053279B2 (en) * 2007-06-19 2011-11-08 Micron Technology, Inc. Methods and systems for imaging and cutting semiconductor wafers and other semiconductor workpieces
KR101102658B1 (en) * 2009-11-27 2012-01-04 주식회사 하이닉스반도체 Wafer and method for manufacturing thereof
CN102508938B (en) * 2011-09-23 2014-01-08 东华大学 Automatic two-dimensional irregular leather sample layout and cutting method
CN106449900B (en) * 2016-08-31 2020-06-05 导装光电科技(深圳)有限公司 Cutting process and device for LED white light chip

Also Published As

Publication number Publication date
CN108735592B (en) 2020-12-15
TWI722172B (en) 2021-03-21
CN108735592A (en) 2018-11-02

Similar Documents

Publication Publication Date Title
US20220122938A1 (en) Packaged microelectronic devices having stacked interconnect elements and methods for manufacturing the same
JP6470054B2 (en) Die bonder and bonding method
JP2010093109A (en) Semiconductor device, method of manufacturing the same, and method of manufacturing semiconductor module
US20170207104A1 (en) Fabrication method of semiconductor package
US9257381B2 (en) Semiconductor package, and interposer structure of the semiconductor package
KR20110055299A (en) Semiconductor package having multi pitch ball land
US10553514B2 (en) Substrate strip including conductive plane around periphery of chip mounting regions and method of manufacturing semiconductor package using the same
US20190259634A1 (en) Packaging structure and packaging method
TWI529906B (en) Manufacturing method of semiconductor package
US9613894B2 (en) Electronic package
TWI473217B (en) Semiconductor package and method of forming the same
WO2017114353A1 (en) Image sensing chip packaging structure and packaging method therefor
US20050051907A1 (en) Integrated circuit package
TWI722172B (en) Cutting method
US20170162479A1 (en) Semiconductor device with frame having arms and related methods
TW201814854A (en) Electronic package and method for fabricating the same
TW202103271A (en) Electronic package and manufacturing method thereof
TW201508877A (en) Semiconductor package and manufacturing method thereof
TW202224034A (en) Chip packaging method and chip package unit
TWI767957B (en) Interposer design in package structures for wire bonding applications
TW201832324A (en) Package structure and the manufacture thereof
US11646253B2 (en) Ball interconnect structures for surface mount components
US20160005674A1 (en) Integrated circuit assembly and integrated circuit packaging structure
TWI389270B (en) Single chip semiconductor coating structure and its precesses
KR20140115021A (en) Semiconductor package and method for fabricating the same