TW201810478A - Substrate inspection device - Google Patents

Substrate inspection device Download PDF

Info

Publication number
TW201810478A
TW201810478A TW106119837A TW106119837A TW201810478A TW 201810478 A TW201810478 A TW 201810478A TW 106119837 A TW106119837 A TW 106119837A TW 106119837 A TW106119837 A TW 106119837A TW 201810478 A TW201810478 A TW 201810478A
Authority
TW
Taiwan
Prior art keywords
test
test program
aforementioned
program
development environment
Prior art date
Application number
TW106119837A
Other languages
Chinese (zh)
Inventor
杉山克昌
三井淳夫
小菅豊
成川健一
森田慎吾
Original Assignee
日商東京威力科創股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商東京威力科創股份有限公司 filed Critical 日商東京威力科創股份有限公司
Publication of TW201810478A publication Critical patent/TW201810478A/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

Provided is a substrate inspection device capable of preventing inconveniencing a user in relation to the development of a test program. A prober 10 that executes a wafer-level system-level test comprises a development environment 34 for a test program, the development environment including: a user interface unit 27 for a user to edit the test program; and a test program engine 28 that compiles, executes, and debugs the test program.

Description

基板檢測裝置 Substrate inspection device

本發明,係關於不用將形成於基板之半導體元件從該基板切出而進行檢測的基板檢測裝置。 The present invention relates to a substrate inspection device that performs detection without cutting out a semiconductor element formed on a substrate from the substrate.

近年來,為了在半導體元件的製造工程中之較早階段發現缺陷等,而開發一種不用將形成於作為基板之半導體晶圓(以下,僅稱為「晶圓」。)的半導體元件從該晶圓切出而進行檢測的基板檢測裝置即針測機。 In recent years, in order to find defects and the like at an early stage in the manufacturing process of semiconductor elements, a semiconductor element that does not need to be formed on a semiconductor wafer (hereinafter, simply referred to as a "wafer") as a substrate has been developed from the crystal A pin tester is a substrate inspection device that cuts out and detects a circle.

針測機,係具備有探針卡、平台及IC測試器,使探針卡之各探針接觸於半導體元件所具有的電極焊墊或焊錫凸塊,並使來自半導體元件之訊號傳達至IC測試器而檢測半導體元件的電性特性,該探針卡,係具有多數個銷狀的探針,該平台,係載置晶圓而在上下左右自由移動(例如,參閱專利文獻1。)。 A pin tester is equipped with a probe card, a platform, and an IC tester. Each probe of the probe card is brought into contact with electrode pads or solder bumps of a semiconductor element, and a signal from the semiconductor element is transmitted to the IC. The tester detects the electrical characteristics of the semiconductor device. The probe card has a plurality of pin-shaped probes, and the platform is mounted on a wafer to move up, down, left, and right (see, for example, Patent Document 1).

IC測試器,雖係基於所傳達的訊號,判定半導體元件之電性特性或機能的良劣,但由於IC測試器之電路構成,係與安裝有經封裝化之半導體元件(以下,僅稱為「封裝」。)的電路構成例如母板或機能擴充卡的電路構成不同,因此,無法在已安裝了IC測試器的狀態下,判定 電性特性或機能的良劣,作為結果,存在有如下述之問題:在IC測試器中,係在將封裝安裝於母板等的情況下,發現有未檢測到之半導體元件的故障。特別是,近年來,由於伴隨著半導體元件之複雜化、高速化,導致IC測試器中之測試圖案龐大化,並且要求對測試時序進行微妙之控制,因此,上述的問題變得日益顯著。 The IC tester judges the electrical characteristics or function of the semiconductor device based on the transmitted signal. However, due to the circuit configuration of the IC tester, the packaged semiconductor device (hereinafter, simply referred to as "Package".) The circuit configuration, such as the motherboard or the function expansion card, is different. Therefore, it is not possible to determine whether the IC tester is installed. As a result, the electrical characteristics or functions are poor. As a result, in an IC tester, when a package is mounted on a motherboard, an undetected failure of a semiconductor element is found. In particular, in recent years, the complexity and speed of semiconductor devices have led to the increase in test patterns in IC testers and the delicate control of test timing. Therefore, the above-mentioned problems have become increasingly prominent.

因此,為了高度地保證半導體元件的品質,而提出如下述之技術:設置檢測電路(該檢測電路,係重現對探針卡安裝有封裝的電路構成例如母板的電路構成)以代替IC測試器,在重現了使用該探針卡來將封裝安裝於母板之環境的狀態下(以下,稱為「安裝環境」。),不用將半導體元件從晶圓切出而檢測半導體元件的電性特性(例如,參閱專利文獻2。)。另外,將在像這樣的安裝環境下所進行之半導體元件的檢測稱作為晶圓級系統級測試。 Therefore, in order to highly guarantee the quality of the semiconductor device, a technique is proposed as follows: a detection circuit (a detection circuit that reproduces a circuit configuration in which a probe card is packaged, such as a circuit configuration of a motherboard) is provided instead of an IC test The device reproduces the state in which the package is mounted on a motherboard using this probe card (hereinafter referred to as the "mounting environment"), and does not detect the electric power of the semiconductor element by cutting out the semiconductor element from the wafer. Sexual characteristics (see, for example, Patent Document 2). In addition, the inspection of a semiconductor device under such an installation environment is referred to as a wafer-level system-level test.

然而,在晶圓級系統級測試中,雖然假定封裝之安裝之母板等的種類多樣化,而且封裝的種類亦多樣化,但由於針對母板與封裝的每個組合,檢測內容並不同,因此,必需編輯多數個記述有對應檢測內容之測試流程的測試程式。 However, in the wafer-level system-level test, although it is assumed that the types of packaging motherboards and the like are diversified, and the types of packages are also diversified, the detection content is different for each combination of the motherboard and the package. Therefore, it is necessary to edit a plurality of test programs describing a test flow corresponding to the detection content.

[先前技術文獻] [Prior technical literature] [專利文獻] [Patent Literature]

[專利文獻1]日本特開平7-297242號公報 [Patent Document 1] Japanese Patent Application Laid-Open No. 7-297242

[專利文獻2]日本特開2015-84398號公報 [Patent Document 2] Japanese Patent Laid-Open No. 2015-84398

然而,通常針測機並未具備有測試程式之開發環境,因此,使用者或供應商必需另外構建該使用者所特有之測試程式的開發環境即測試控制器。而且,在使用者於測試控制器編輯測試程式之際,必需在該測試程式中,從零開始記述針測機之各構成要素的動作。又,雖亦考慮對供應商委託各個測試程式的開發,但在該情況下,會產生與成本或交期相關之問題。亦即,在進行晶圓級系統級測試的針測機中,係存在有與測試程式的開發相關之使用者的使用方便性不佳之問題。 However, in general, the stylus testing machine does not have a development environment with a test program. Therefore, the user or the supplier must separately build a test controller-specific development environment for the user. In addition, when a user edits a test program in the test controller, it is necessary to describe the operation of each constituent element of the needle tester from the test program. In addition, although the development of various test programs commissioned by the supplier is also considered, in this case, problems related to cost or delivery time may occur. That is, in the pin tester that performs wafer-level system-level testing, there is a problem that the user's convenience related to the development of the test program is not good.

本發明的目的,係在於提供一種基板檢測裝置,其可防止與開發測試程式相關之對使用者帶來不便的情況。 An object of the present invention is to provide a substrate inspection device which can prevent inconvenience to a user related to developing a test program.

為了達成上述目的,本發明之基板檢測裝置,係不用將形成於基板之半導體元件從該基板切出而進行檢測,該基板檢測裝置,其特徵係,具備有:開發環境,可開發記述有對應前述半導體元件的檢測內容之測試流程的測試程式。 In order to achieve the above object, the substrate inspection device of the present invention performs inspection without cutting out a semiconductor element formed on the substrate from the substrate. The substrate inspection device is characterized by having a development environment and a description that can be developed. A test program for the test flow of the aforementioned semiconductor device detection content.

根據本發明,由於基板檢測裝置具備有可開發測試程式的開發環境,因此,由於可不需作成使用者所特有之測試程式的開發環境即測試控制器,而且,使用者不需對供應商委託各個測試程式的開發,故可防止與測試程式的開發相關之對使用者帶來不便的情況。 According to the present invention, since the substrate inspection device is provided with a development environment capable of developing test programs, it is not necessary to create a development environment unique to the user, that is, a test controller, and the user does not need to entrust each The development of the test program can prevent inconvenience to the user related to the development of the test program.

W‧‧‧晶圓 W‧‧‧ Wafer

10‧‧‧針測機 10‧‧‧ Needle Measuring Machine

26‧‧‧控制部 26‧‧‧Control Department

27‧‧‧使用者介面部 27‧‧‧User Interface Face

28‧‧‧測試程式引擎 28‧‧‧test program engine

34‧‧‧開發環境 34‧‧‧Development Environment

45‧‧‧API 45‧‧‧API

[圖1]用以概略地說明作為本發明之實施形態之基板檢測裝置之針測機之構成的立體圖。 [FIG. 1] A perspective view for schematically explaining the structure of a needle tester as a substrate detection device according to an embodiment of the present invention.

[圖2]用以概略地說明圖1之針測機之構成的正視圖。 [Fig. 2] A front view for schematically explaining the structure of the needle measuring machine of Fig. 1. [Fig.

[圖3]概略地表示圖1之針測機所具備之探針卡之構成的正視圖。 [FIG. 3] A front view schematically showing the configuration of a probe card provided in the needle tester of FIG. 1. [FIG.

[圖4]表示以往之針測機及測試控制器之關係的方塊圖。 [Fig. 4] A block diagram showing the relationship between a conventional pin tester and a test controller.

[圖5]概略地表示作為本發明之實施形態之基板檢測裝置之針測機之構成的方塊圖。 [FIG. 5] A block diagram schematically showing the configuration of a needle tester as a substrate detection device according to an embodiment of the present invention.

[圖6]用以詳細地說明說明圖5中之開發環境之構成的方塊圖。 [FIG. 6] A block diagram for explaining the structure of the development environment in FIG. 5 in detail.

以下,參閱圖面,說明關於本發明之實施形態。 Hereinafter, embodiments of the present invention will be described with reference to the drawings.

圖1,係用以概略地說明作為本實施形態之基板檢測裝置之針測機之構成的立體圖,圖2,係同正視圖。圖2,係部分地描繪成剖面圖,且表示內建於後述之本體12、裝載器13及測試箱14的構成要素。 FIG. 1 is a perspective view for schematically explaining the structure of a needle tester as a substrate detection device of the present embodiment, and FIG. 2 is a front view. FIG. 2 is a partial cross-sectional view, and shows constituent elements built into the main body 12, the loader 13, and the test box 14 described later.

在圖1及圖2中,針測機10,係具備有本體12、裝載器13及測試箱14,以進行形成於晶圓W之半導體元件之電性特性的檢測,該本體12,係內建有載置晶圓W的平台11,該裝載器13,係被配置為鄰接於該本體12,該測試箱14,係以覆蓋本體12的方式而配置。本體12,係內部呈現空洞的殼體形狀,在該內部,係除了上述的平台11以外,另以與該平台11相對向的方式,配置有探針卡15,探針卡15,係與晶圓W相對向。探針卡15,係具有:板狀之卡板16;及探針頭17,被配置於卡板16中之與晶圓W相對向的下面。如圖3所示,探針頭17,係具有對應晶圓W之半導體元件的電極焊墊或焊錫凸塊之多數個針狀的探針18。 In FIGS. 1 and 2, the pin tester 10 includes a main body 12, a loader 13, and a test box 14 for detecting electrical characteristics of a semiconductor element formed on a wafer W. The platform 11 on which the wafer W is placed, the loader 13 is arranged adjacent to the main body 12, and the test box 14 is arranged so as to cover the main body 12. The body 12 has a hollow shell shape inside. In addition to the above-mentioned platform 11, the body 12 is provided with a probe card 15, a probe card 15, and a crystal. Circle W is opposite. The probe card 15 includes: a plate-shaped card board 16; and a probe head 17 arranged on the card board 16 below the wafer W facing the wafer W. As shown in FIG. 3, the probe head 17 is a plurality of needle-like probes 18 having electrode pads or solder bumps corresponding to semiconductor elements of the wafer W.

晶圓W,係以相對於平台11之相對位置不會偏移的方式,被固定於該平台11,平台11,係可水平方向及上下方向地進行移動,從而調整探針卡15及晶圓W的相對位置,使半導體元件之電極焊墊或焊錫凸塊接觸於探針頭17的各探針18。裝載器13,係從搬送容器即FOUP(未圖示)取出形成有半導體元件的晶圓W而載置於本體12之內部的平台11,又,從平台11去除進行了晶圓級系統級測試的晶圓W而收容於FOUP。 The wafer W is fixed to the platform 11 in such a manner that the relative position with respect to the platform 11 does not shift. The platform 11 can be moved horizontally and vertically to adjust the probe card 15 and the wafer. The relative position of W causes the electrode pads or solder bumps of the semiconductor element to contact each of the probes 18 of the probe head 17. The loader 13 removes the wafer W formed with semiconductor elements from a FOUP (not shown), which is a transfer container, and places it on the platform 11 inside the main body 12. The loader 13 is removed from the platform 11 and subjected to wafer-level system-level testing. The wafer W is contained in the FOUP.

在探針卡15之卡板16,係形成有安裝作為從晶圓W切出之完成品的半導體元件即封裝之電路構成,例如重現母板之電路構成的一部分之卡側檢測電路19(參閱圖3),該卡側檢測電路19,係被連接於探針頭17。在探針頭17之各探針18接觸於晶圓W之半導體元件的電極焊墊或焊錫凸塊之際,各探針18,係對半導體元件的電源供給電力,或對卡側檢測電路19傳達來自半導體元件的訊號。 The card board 16 of the probe card 15 is formed with a packaged circuit structure on which a semiconductor element which is a finished product cut out from the wafer W is mounted. For example, a card-side detection circuit 19 that reproduces a part of the circuit structure of the motherboard is formed. Refer to FIG. 3), the card-side detection circuit 19 is connected to the probe head 17. When each probe 18 of the probe head 17 is in contact with an electrode pad or a solder bump of a semiconductor element of the wafer W, each probe 18 supplies power to a power source of the semiconductor element or to a card-side detection circuit 19 It conveys signals from semiconductor components.

測試箱14,係具有:配線即線束20;檢測控制單元或記錄單元(皆未圖示);及測試板22,形成有重現母板之電路構成的一部分之箱側檢測電路21。線束20,係連接測試箱14之測試板22與探針卡15之卡板16,對箱側檢測電路21傳達來自卡側檢測電路19的訊號。在針測機10中,係可藉由更換形成有卡側檢測電路19之探針卡15或測試箱14所具有之測試板22的方式,重現複數種母板之電路構成的一部分。 The test box 14 includes a wiring harness 20, a detection control unit or a recording unit (none of which is shown), and a test board 22, which is a box-side detection circuit 21 that reproduces a part of the circuit configuration of the motherboard. The wire harness 20 is connected to the test board 22 of the test box 14 and the card board 16 of the probe card 15, and transmits a signal from the card-side detection circuit 19 to the box-side detection circuit 21. In the pin tester 10, a part of the circuit configuration of a plurality of mother boards can be reproduced by replacing the probe card 15 having the card-side detection circuit 19 or the test board 22 included in the test box 14.

裝載器13,係內建有由電源、控制器或簡單的測定模組所構成的基座單元23。基座單元23,係藉由配線24連接於箱側檢測電路21,控制器,係指示開始對箱側檢測電路21進行半導體元件之電性特性的檢測。在針測機10中,雖係如上述,形成於卡板16的卡側檢測電路19及形成於測試板22的箱側檢測電路21分別重現母板之電路構成的一部分,但基座單元23,係重現共用於各種母板的電路構成。因此,卡板16、測試板22及基座單元23會一起動作,重現安裝有封裝的母板整體。換言之,卡板16、測試 板22及基座單元23,係重現將封裝安裝於母板的環境即安裝環境,藉此,針測機10,係可進行晶圓級系統級測試。 The loader 13 is a built-in base unit 23 including a power supply, a controller, or a simple measurement module. The base unit 23 is connected to the box-side detection circuit 21 through a wiring 24, and the controller instructs to start the detection of the electrical characteristics of the semiconductor element on the box-side detection circuit 21. In the pin tester 10, as described above, the card-side detection circuit 19 formed on the card board 16 and the box-side detection circuit 21 formed on the test board 22 respectively reproduce a part of the circuit configuration of the motherboard, but the base unit 23, it reproduces the circuit configuration commonly used for various motherboards. Therefore, the card board 16, the test board 22, and the base unit 23 operate together to reproduce the entire motherboard on which the package is mounted. In other words, card board 16, test The board 22 and the base unit 23 reproduce the environment in which the package is mounted on the motherboard, that is, the installation environment, whereby the pin tester 10 can perform wafer-level system-level testing.

在針測機10中,係在進行半導體元件之電性特性的檢測之際,例如箱側檢測電路21的檢測控制單元對卡側檢測電路19發送資料,並更根據來自卡側檢測電路19的電訊號,判定所發送的資料是否已被與半導體元件連接的卡側檢測電路19正確地處理。又,在針測機10中,雖係測試箱14之測試板22與探針卡15之卡板16以線束20而連接,但在測試箱14的底面,係設置有對應卡板16之大小的底面口25,且測試板22與卡板16相對向。藉此,可使測試板22與卡板16接近配置,從而可儘可能地縮短線束20。結果,在晶圓級系統級測試中,可儘可能地抑制線束20之長度的影響例如配線電容之變化的影響,從而可在極接近作為具有機能擴充卡或母板之實機的電腦之作動環境的安裝環境下,進行晶圓級系統級測試。 In the pin tester 10, when the electrical characteristics of the semiconductor element are detected, for example, the detection control unit of the box-side detection circuit 21 sends data to the card-side detection circuit 19, and further, The electric signal determines whether the transmitted data has been correctly processed by the card-side detection circuit 19 connected to the semiconductor element. In the pin tester 10, although the test board 22 of the test box 14 and the card board 16 of the probe card 15 are connected by a wire harness 20, the bottom surface of the test box 14 is provided with a size corresponding to the card board 16. And the test board 22 faces the card board 16. Thereby, the test board 22 and the card board 16 can be arranged close to each other, so that the wiring harness 20 can be shortened as much as possible. As a result, in the wafer-level system-level test, it is possible to suppress the influence of the length of the harness 20 such as the change in wiring capacitance as much as possible, so that it can be operated very close to a computer that is a real machine with a function expansion card or motherboard Environmental installation environment, wafer-level system-level testing.

又,針測機10,係具備有:控制部26,控制該針測機10之各構成要素的動作;及使用者介面部27(編輯部)。控制部26,係由記憶體或CPU等所構成,從而構成執行各種程式之後述的測試程式引擎28。使用者介面部27,係由顯示面板例如觸控面板或鍵盤等所構成,使用者,係在介面部27中輸入各種資訊或指示。 The needle measuring machine 10 includes a control unit 26 that controls the operations of the constituent elements of the needle measuring machine 10, and a user interface portion 27 (editing unit). The control unit 26 is constituted by a memory, a CPU, or the like, and constitutes a test program engine 28 described later for executing various programs. The user interface portion 27 is composed of a display panel such as a touch panel or a keyboard. The user inputs various information or instructions in the interface portion 27.

圖4,係表示以往之針測機及測試控制器之關係的方塊圖。另外,以往的針測機29,雖係內建配置有例如測試板30與探針卡(未圖示)的測試站點31,但在圖4 中,係為了方便說明,而分開描繪針測機29與測試站點31。 FIG. 4 is a block diagram showing the relationship between a conventional pin tester and a test controller. In addition, the conventional needle tester 29 has a built-in test site 31 in which, for example, a test board 30 and a probe card (not shown) are arranged. In the figure, the pin tester 29 and the test site 31 are separately depicted for convenience of explanation.

在圖4中,針測機29,係被連接於使測試控制器32。使用者,係在測試控制器32中,編輯記述有對應半導體元件的檢測內容之測試流程的測試程式,針測機29,係因應所編輯的測試程式,執行形成於晶圓W之各半導體元件的檢測。又,測試板30,係直接連接於測試控制器32,測試控制器32,係直接控制測試板30。 In FIG. 4, the pin tester 29 is connected to the test controller 32. The user edits a test program in the test controller 32 describing the test flow corresponding to the detection content of the semiconductor element. The pin tester 29 executes each semiconductor element formed on the wafer W in accordance with the edited test program. Detection. The test board 30 is directly connected to the test controller 32, and the test controller 32 directly controls the test board 30.

然而,一般而言,不用預先準備測試控制器32,利用針測機29的使用者或該針測機29的供應商必需使用軟體或硬體,構建測試控制器32。亦即,由於測試控制器32,係因應使用者而新作成,因此,為使用者所特有,測試控制器32不用預先提供半導體元件之電性特性的檢測所需之機能。因此,使用者,係必需在測試程式中,從零開始記述用以實現該機能之針測機29之各構成要素的動作。亦即,在以往的針測機中,係測試控制器32之構建或測試程式之編輯需要花費使用者的勞力和時間,從而對使用者帶來不便。在本實施形態中,係對應於此,針測機29具備有測試程式之開發環境。 However, in general, it is not necessary to prepare the test controller 32 in advance, and a user or a supplier of the pin tester 29 must use software or hardware to construct the test controller 32. That is, since the test controller 32 is newly created in response to the user, it is unique to the user, and the test controller 32 does not need to provide a function required for detecting the electrical characteristics of the semiconductor element in advance. Therefore, it is necessary for the user to describe the operations of the constituent elements of the needle tester 29 for realizing the function from the beginning in the test program. That is, in the conventional needle testing machine, the construction of the test controller 32 or the editing of the test program requires labor and time of the user, thereby causing inconvenience to the user. This embodiment corresponds to this, and the stylus testing machine 29 is provided with the development environment of a test program.

圖5,係概略地表示作為本發明之實施形態之基板檢測裝置之針測機之構成的方塊圖。另外,針測機10,雖係內建配置有例如測試板22與探針卡15的測試站點33,但在圖5中,係為了方便說明,而分開描繪針測機10與測試站點33。 FIG. 5 is a block diagram schematically showing the configuration of a needle tester as a substrate detection device according to an embodiment of the present invention. In addition, although the pin tester 10 has a built-in test site 33 including, for example, a test board 22 and a probe card 15, in FIG. 5, the pin tester 10 and the test site are separately depicted for convenience of explanation. 33.

在圖5中,針測機10,係具備有使用者介面部27及測試程式引擎28。在使用者介面部27中,使用者,係使用觸控面板或鍵盤等來編輯測試程式。使用者介面部27,係具備有例如C語言程式設計環境或整合開發環境即ECLIPSE編譯器(IBM製),使用者,係利用該些環境來編輯測試程式。又,使用者介面部27,係將檢測之進行狀況或除錯的結果顯示於觸控面板等。測試程式引擎28,係執行在使用者介面部27中所編輯的測試程式,並控制針測機10之各構成要素的動作而執行形成於晶圓W之各半導體元件的檢測。又,測試程式引擎28,係在測試程式的執行之際,編譯該測試程式。而且,測試程式引擎28,係提供後述的除錯機能。亦即,由於使用者,係可藉由利用使用者介面部27及測試程式引擎28的方式,進行測試程式的編輯、編譯、執行及除錯(換言之,開發),因此,使用者介面部27及測試程式引擎28,係構成測試程式的開發環境34。 In FIG. 5, the needle tester 10 includes a user interface portion 27 and a test program engine 28. In the user interface portion 27, the user uses a touch panel or a keyboard to edit a test program. The user interface section 27 is provided with, for example, a C programming environment or an integrated development environment, an ECLIPSE compiler (manufactured by IBM), and the user uses these environments to edit a test program. The user interface section 27 displays the progress of the detection or the result of debugging on a touch panel or the like. The test program engine 28 executes a test program edited in the user interface portion 27 and controls the operations of the constituent elements of the pin tester 10 to perform the detection of each semiconductor element formed on the wafer W. The test program engine 28 compiles the test program when the test program is executed. The test program engine 28 is provided with a debugging function described later. That is, since the user can edit, compile, execute, and debug the test program (in other words, develop) by using the user interface 27 and the test program engine 28, the user interface 27 And the test program engine 28 is a development environment 34 constituting a test program.

圖6,係用以詳細地說明說明圖5中之開發環境之構成的方塊圖。 FIG. 6 is a block diagram illustrating the structure of the development environment in FIG. 5 in detail.

在圖6中,測試程式引擎28,係提供用以實現半導體元件的檢測所需之各種機能的應用程式。具體而言,係提供有測試執行時間管理應用程式35、操作GUI(Graphic User Interface)應用程式36、除錯GUI應用程式37、診斷應用程式38、警報應用程式39、MES(Manufacturing Execution System)控制應用程式40、針 測機控制應用程式41、資料記錄應用程式42、測試場命令應用程式43及模組控制應用程式44等。該些應用程式,係藉由將對應各應用程式之程式載入測試程式引擎28的方式而實現。另外,操作GUI應用程式36及除錯GUI應用程式37,係亦可被統整。 In FIG. 6, the test program engine 28 is an application program that provides various functions required to realize the detection of a semiconductor device. Specifically, it provides a test execution time management application 35, an operation GUI (Graphic User Interface) application 36, a debugging GUI application 37, a diagnostic application 38, an alarm application 39, and a MES (Manufacturing Execution System) control. App 40, pin Tester control application 41, data recording application 42, test field command application 43 and module control application 44 and the like. These applications are implemented by loading a program corresponding to each application into the test program engine 28. In addition, the operation GUI application program 36 and the debug GUI application program 37 may be integrated.

在測試程式引擎28中,作為藉由上述之各應用程式35~44而實現的機能,係例如對應有:針測機控制機能、測試順序控制機能或結果保存機能。 In the test program engine 28, the functions realized by the application programs 35 to 44 described above correspond to, for example, a pin tester control function, a test sequence control function, or a result storage function.

針測機控制機能,係使藉由執行測試程式而實現的檢測與針測機10中的探針動作(各探針18所致之半導體元件之往電極焊墊或焊錫凸塊的接觸動作等)同步。測試順序控制機能,係進行測試程式的選擇、測試程式的執行或停止、測試程式流程控制。在測試程式的選擇中,係因應半導體元件之種類或除錯之目的,自複數個測試程式選擇適當的測試程式。在測試程式的執行或停止中,係任意決定測試程式的執行時序或停止時序。在測試程式流程控制中,係因應測試程式之執行時的條件,選擇執行或不執行構成測試程式的各測試部分。另外,測試部分,係檢測中的小實施項目。結果保存機能,係保存以「PASS」或「FAIL」所表示之檢測結果,和以「BIN/CAT」所表示之檢測結果的類別。 The control function of the stylus testing machine is to perform the detection by executing the test program and the probe operation in the stylus testing machine 10 (contact action of the semiconductor element to the electrode pad or solder bump caused by each probe 18). )Synchronize. The test sequence control function is to select the test program, execute or stop the test program, and control the test program flow. In the selection of the test program, an appropriate test program is selected from a plurality of test programs according to the type of the semiconductor device or the purpose of debugging. In the execution or stop of the test program, the execution sequence or the stop sequence of the test program is arbitrarily determined. In the test program flow control, each test part constituting the test program is selected to be executed or not executed according to the conditions when the test program is executed. In addition, the test part is a small implementation item in the test. The result storage function is to save the test result indicated by "PASS" or "FAIL" and the type of test result indicated by "BIN / CAT".

又,在測試程式引擎28中,係藉由上述的各應用程式35~44,提供有PIN映射機能、多DUT(Device Under Test)映射機能、執行時間記錄機能、資料記錄機 能。 The test program engine 28 provides the PIN mapping function, multiple DUT (Device Under Test) mapping function, execution time recording function, and data recording device through each of the application programs 35 to 44 described above. can.

PIN映射機能,係進行半導體元件的檢測中之對各探針18之測試資源的分配,亦即因應檢測內容所使用之各探針18的決定。多DUT映射機能,係決定被形成於晶圓W的複數個半導體元件中之成為檢測對象之半導體元件的位置。執行時間記錄機能,係記錄、管理半導體元件之檢測的執行時間。資料記錄機能,係收集、輸出半導體元件的檢測中之資料日誌。 The PIN mapping function is the allocation of the test resources of each probe 18 during the detection of the semiconductor element, that is, the decision of each probe 18 used in accordance with the content of the test. The multi-DUT mapping function determines the position of a semiconductor element to be detected among a plurality of semiconductor elements formed on the wafer W. The execution time recording function records and manages the execution time of the detection of the semiconductor device. The data recording function is to collect and output the data log during the inspection of the semiconductor device.

而且,在測試程式引擎28中,係藉由上述的各應用程式35~44,提供有測試程式之除錯機能、GUI機能、診斷機能、警報檢測機能或模組控制機能。除錯機能,雖係進行測試程式之除錯,但開發環境34,係亦可具備有例如除錯控制台(debug console)。在該情況下,使用者,係可在測試程式的除錯之際,進行除錯列印(debug print)。另外,除錯機能,係亦可被提供在遠程連接了針測機10的其他機器中。GUI機能,係受理使用者所致之手動操作。診斷機能,係進行針測機10中之內部配線的檢查等。警報檢測機能,係監視針測機10的各構成要素,例如風扇或電源有無發生異常。另外,藉由使用者可任意追加監視對象。模組控制機能,係在測試程式中,可利用DIO(Data Input Output)模組、繼電器模組或存取模組等。 In addition, in the test program engine 28, the debugging functions, GUI functions, diagnostic functions, alarm detection functions, or module control functions of the test programs are provided by the aforementioned application programs 35 to 44. Although the debugging function is used to debug the test program, the development environment 34 can also be provided with, for example, a debug console. In this case, the user can perform debug print while debugging the test program. In addition, the debugging function can also be provided in other devices remotely connected to the stylus testing machine 10. The GUI function accepts manual operations caused by the user. The diagnostic function is to check the internal wiring of the pin tester 10 and the like. The alarm detection function monitors each component of the pin tester 10, such as the presence or absence of an abnormality in a fan or a power supply. In addition, the user can arbitrarily add monitoring targets. The module control function is used in the test program. DIO (Data Input Output) module, relay module or access module can be used.

又,在開發環境34中,係在使用者介面部27及測試程式引擎28之間介設有API(Application Program Interface)45,API45,係以在測試程式中可利用上述之各種機能的方式,提供至使用者介面部27。 In the development environment 34, an API (Application Program) is provided between the user interface 27 and the test program engine 28. Interface) 45, API 45, are provided to the user interface 27 in a manner that the above-mentioned various functions can be utilized in the test program.

根據本實施形態,由於針測機10具備有測試程式的開發環境34,因此,由於可不需作成使用者所特有之測試程式的開發環境即測試控制器,而且,使用者不需對供應商委託各個測試程式的開發,故可防止與測試程式的開發相關之對使用者帶來不便的情況。 According to this embodiment, since the stylus testing machine 10 is provided with a development environment 34 for a test program, it is not necessary to create a development environment for a test program unique to the user, that is, a test controller, and the user does not need to commission the supplier The development of each test program can prevent inconvenience to the user related to the development of the test program.

又,在開發環境34中,由於測試程式引擎28,係提供用以實現半導體元件的檢測所需之各種機能的應用程式,且介設於使用使用者介面部27及測試程式引擎28之間的API45,係以在測試程式中可利用上述各種機能的方式,提供至使用者介面27,因此,在測試程式中,僅進行利用各種機能的記述便可利用各種機能。亦即,使用者,係為了實現各種機能,而必需在測試程式中,從零開始記述針測機之各構成要素的動作。其結果,可簡化測試程式之記述,使用者,係可輕易地進行測試程式之編輯。 Also, in the development environment 34, the test program engine 28 is an application program that provides various functions required for the detection of semiconductor components, and is interposed between the user interface 27 and the test program engine 28. API45 is provided to the user interface 27 in such a way that the above-mentioned various functions can be used in the test program. Therefore, in the test program, various functions can be used by only describing the use of various functions. That is, in order to realize various functions, the user must describe the operation of each constituent element of the needle tester from the beginning in the test program. As a result, the description of the test program can be simplified, and the user can easily edit the test program.

而且,由於在開發環境34中,係藉由將對應該應用程式之程式載入測試程式引擎28的方式,實現各應用程式,因此,不需為了實現各應用程式而準備特有的硬體,從而可防止針測機10中之無用成本的發生或構成的複雜化。 Moreover, in the development environment 34, each application is implemented by loading a program corresponding to the application into the test program engine 28, and therefore, it is not necessary to prepare unique hardware for implementing each application, thereby It is possible to prevent unnecessary costs from occurring in the stylus measuring machine 10 or complicate the structure.

又,由於在開發環境34中,前述測試程式被予以編譯,因此,可在執行測試程式時,不需將該測試程式移至其他裝置而進行編譯。而且,由於在開發環境34 中,係前述測試程式被予以除錯,因此,可在針測機10中,立即修正測試程式的錯誤。藉此,可更提升測試程式之開發效率。 In addition, since the aforementioned test program is compiled in the development environment 34, the test program can be compiled without moving the test program to another device when the test program is executed. And, because in the development environment 34 Because the aforementioned test program is debugged, the test program 10 can immediately correct the test program error. This can further improve the development efficiency of the test program.

以上,雖使用上述實施形態說明了關於本發明,但本發明並不限定於上述實施形態者。 As mentioned above, although this invention was demonstrated using the said embodiment, this invention is not limited to the said embodiment.

又,卡側檢測電路19或箱側檢測電路21,雖係重現了母板之電路構成的一部分,但卡側檢測電路19或箱側檢測電路21所重現的電路構成,係不限於母板之電路構成。亦即,卡側檢測電路或箱側檢測電路21所重現的電路構成,係只要為安裝有半導體元件的電路構成即可。又,半導體元件亦沒有特別限定其構成,例如在卡側檢測電路19所重現之電路構成為擴充卡之電路構成的情況下,半導體元件,係亦可為MPU(Main Processing Unit);在卡側檢測電路19或箱側檢測電路21所重現之電路構成如上述般為母板之電路構成的情況下,半導體元件,係亦可為DRAM、APU(Accelerated Processing Unit)或GPU(Graphics Processing Unit);在卡側檢測電路19或箱側檢測電路21所重現之電路構成為電視之電路構成的情況下,半導體元件,係亦可為RF調諧器。 Moreover, although the card-side detection circuit 19 or the box-side detection circuit 21 reproduces a part of the circuit configuration of the motherboard, the circuit configuration reproduced by the card-side detection circuit 19 or the box-side detection circuit 21 is not limited to the mother Circuit structure of the board. That is, the circuit configuration reproduced by the card-side detection circuit or the box-side detection circuit 21 may be a circuit configuration in which a semiconductor element is mounted. Also, the semiconductor element is not particularly limited in its structure. For example, when the circuit structure reproduced by the card-side detection circuit 19 is the circuit structure of an expansion card, the semiconductor element may be an MPU (Main Processing Unit); In the case where the circuit configuration reproduced by the side detection circuit 19 or the box side detection circuit 21 is the circuit configuration of the motherboard as described above, the semiconductor element may be a DRAM, an APU (Accelerated Processing Unit), or a GPU (Graphics Processing Unit). ); In the case where the circuit configuration reproduced by the card-side detection circuit 19 or the box-side detection circuit 21 is the circuit configuration of a television, the semiconductor element may also be an RF tuner.

又,本發明之目的,係亦可藉由將記錄了實現上述之實施形態之機能的軟體之程式碼的記憶媒體供給至控制部26,由該控制部26的CPU讀取並執行被儲存於記憶媒體之程式碼的方式而達成。 In addition, the object of the present invention is also to supply the storage medium in which the code of the software for realizing the function of the embodiment described above is supplied to the control unit 26, and the CPU of the control unit 26 reads and executes the stored in Achieved by memorizing the code of the media.

在該情況下,從記憶媒體所讀取的程式碼本 身會實現上述之實施形態的機能,程式碼及記憶有該程式碼的記憶媒體,係構成本發明。 In this case, the codebook read from the storage medium Realizing the functions of the above embodiment, the code and a storage medium storing the code constitute the present invention.

又,作為用於供給程式碼的記憶媒體,係只要為例如RAM、NV-RAM、軟碟(註冊商標)、硬碟、光磁碟、CD-ROM、CD-R、CD-RW、DVD(DVD-ROM、DVD-RAM、DVD-RW、DVD+RW)等的光碟、磁帶、非揮發性的記憶卡、其他ROM等的可記憶上述程式碼者即可。抑或,上述程式碼,係亦可藉由從連接於網際網路、商用網路、或區域網路等之未圖示的其他電腦或資料庫等進行下載的方式,被供給至控制部26。 In addition, as the storage medium for supplying the program code, the storage medium may be, for example, RAM, NV-RAM, floppy disk (registered trademark), hard disk, magneto-optical disk, CD-ROM, CD-R, CD-RW, DVD ( DVD-ROM, DVD-RAM, DVD-RW, DVD + RW) and other optical discs, magnetic tapes, non-volatile memory cards, and other ROMs can store the above code. Alternatively, the above-mentioned code may be supplied to the control unit 26 by downloading it from another computer or a database (not shown) connected to the Internet, a commercial network, or a local area network.

又,藉由執行控制器所讀取到之程式碼的方式,不僅實現上述實施形態的機能,亦包含有在CPU上運作的OS(作業系統)等基於該程式碼的指示而進行實際處理的一部分或全部,藉由該處理實現上述之實施形態之機能的情況。 In addition, by executing the code read by the controller, not only the functions of the embodiment described above are implemented, but also an OS (operating system) operating on the CPU and the like are actually processed based on the instructions of the code. Part or all of the functions of the above-mentioned embodiment are realized by this process.

而且,亦包含有如下述之情況:在從記憶媒體所讀取到的程式碼被寫入至連接於控制部26的機能擴充卡或機能擴充單元所具備的記憶體後,根據該程式碼的指示,使其機能擴充卡或機能擴充單元所具備的CPU等進行實際處理的一部分或全部,藉由該處理實現上述之實施形態的機能。 In addition, it may also include the following cases: After the program code read from the storage medium is written to the memory included in the function expansion card or the function expansion unit connected to the control unit 26, It instructs the functional expansion card or the CPU included in the functional expansion unit to perform part or all of the actual processing, and realizes the functions of the above-mentioned embodiment by the processing.

上述程式碼的形態,係亦可由物件程式碼、藉由直譯器所執行的程式碼、被供給至OS之腳本資料(script data)等的形態所構成。 The form of the above-mentioned code can also be constituted by forms of object code, code executed by an interpreter, and script data supplied to the OS.

10‧‧‧針測機 10‧‧‧ Needle Measuring Machine

22‧‧‧測試板 22‧‧‧test board

27‧‧‧使用者介面部 27‧‧‧User Interface Face

28‧‧‧測試程式引擎 28‧‧‧test program engine

33‧‧‧測試站點 33‧‧‧test site

34‧‧‧開發環境 34‧‧‧Development Environment

W‧‧‧晶圓 W‧‧‧ Wafer

Claims (7)

一種基板檢測裝置,係不用將形成於基板之半導體元件從該基板切出而進行檢測,該基板檢測裝置,其特徵係,具備有:開發環境,可開發記述有對應前述半導體元件的檢測內容之測試流程的測試程式。 A substrate testing device is used for testing without cutting out a semiconductor element formed on a substrate from the substrate. The substrate testing device is characterized by having a development environment capable of developing and describing the contents of detection corresponding to the aforementioned semiconductor element. Test procedures for the test process. 如申請專利範圍第1項之基板檢測裝置,其中,前述開發環境,係具有可執行前述測試程式的程式引擎。 For example, the substrate inspection device of the first patent application scope, wherein the aforementioned development environment has a program engine capable of executing the aforementioned test program. 如申請專利範圍第2項之基板檢測裝置,其中,前述程式引擎,係提供前述半導體元件之檢測所需的各種機能。 For example, the substrate inspection device of the second scope of the patent application, in which the aforementioned program engine provides various functions required for the inspection of the aforementioned semiconductor element. 如申請專利範圍第3項之基板檢測裝置,其中,前述各種機能,係藉由將對應前述各種機能之程式導入前述程式引擎的方式而實現。 For example, the substrate inspection device of the third scope of the application for a patent, wherein the aforementioned various functions are realized by introducing a program corresponding to the aforementioned various functions into the aforementioned program engine. 如申請專利範圍第3或4項之基板檢測裝置,其中,前述開發環境,係具有可編輯前述測試程式的編輯部,在前述測試程式中,係藉由API(Application Program Interface)來利用前述各種機能。 For example, for the substrate inspection device with the scope of patent application No. 3 or 4, the aforementioned development environment has an editing department that can edit the aforementioned test program. In the aforementioned test program, the API (Application Program Interface) is used to utilize the various function. 如申請專利範圍第3或4項之基板檢測裝置,其中,在前述開發環境中,前述測試程式被予以編譯。 For example, the substrate inspection device of the third or fourth application scope of the patent application, wherein, in the aforementioned development environment, the aforementioned test program is compiled. 如申請專利範圍第3或4項之基板檢測裝置,其中,在前述開發環境中,前述測試程式被予以除錯。 For example, in the substrate inspection device for which the scope of the patent application is 3 or 4, in the aforementioned development environment, the aforementioned test program is debugged.
TW106119837A 2016-06-28 2017-06-14 Substrate inspection device TW201810478A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2016-127742 2016-06-28
JP2016127742A JP2018006406A (en) 2016-06-28 2016-06-28 Substrate inspection device

Publications (1)

Publication Number Publication Date
TW201810478A true TW201810478A (en) 2018-03-16

Family

ID=60786534

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106119837A TW201810478A (en) 2016-06-28 2017-06-14 Substrate inspection device

Country Status (3)

Country Link
JP (1) JP2018006406A (en)
TW (1) TW201810478A (en)
WO (1) WO2018003269A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI772189B (en) * 2021-09-24 2022-07-21 英業達股份有限公司 Hard disk device simulator and testing system using the simulator and testing method thereof
TWI822833B (en) * 2019-08-15 2023-11-21 優顯科技股份有限公司 Electronic detection interface, electronic detection module using the same, and electronic detection method applicable of the same

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7058759B2 (en) * 2019-01-22 2022-04-22 株式会社アドバンテスト Automatic test equipment for testing one or more devices under test, methods for automatic testing of one or more devices under test, and computer programs for handling command errors.

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090224793A1 (en) * 2008-03-07 2009-09-10 Formfactor, Inc. Method And Apparatus For Designing A Custom Test System
JP2010043993A (en) * 2008-08-15 2010-02-25 Yokogawa Electric Corp Semiconductor testing apparatus
KR101742590B1 (en) * 2010-05-05 2017-06-01 테라다인 인코퍼레이티드 System for concurrent test of semiconductor devices
JP2012181034A (en) * 2011-02-28 2012-09-20 Yokogawa Electric Corp Semiconductor testing device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI822833B (en) * 2019-08-15 2023-11-21 優顯科技股份有限公司 Electronic detection interface, electronic detection module using the same, and electronic detection method applicable of the same
TWI772189B (en) * 2021-09-24 2022-07-21 英業達股份有限公司 Hard disk device simulator and testing system using the simulator and testing method thereof

Also Published As

Publication number Publication date
WO2018003269A1 (en) 2018-01-04
JP2018006406A (en) 2018-01-11

Similar Documents

Publication Publication Date Title
KR20210116604A (en) Automated test equipment using on-chip-system test controllers
US7340658B2 (en) Technique for combining scan test and memory built-in self test
US8880779B2 (en) Debugging a memory subsystem
JP6306389B2 (en) Board inspection equipment
TW201810478A (en) Substrate inspection device
JP2002357643A (en) Parallel mounting inspection board for semiconductor memory element
US20130036255A1 (en) Testing memory subsystem connectivity
Appello et al. System-level test: State of the art and challenges
TWI744511B (en) Inspection system, wafer map display, wafer map display method and computer program
JP2005513444A (en) Measurements for microprocessor-based integrated circuit inspection.
TWI725146B (en) Substrate inspection device
US6536007B1 (en) Models and technique for automated fault isolation of open defects in logic
US20070113124A1 (en) Method of testing integrated circuit and apparatus therefor
WO2017130533A1 (en) Substrate inspection apparatus and substrate inspection method
WO2017126210A1 (en) Substrate inspection device and program
TWI726114B (en) Substrate inspection device
US20070032999A1 (en) System and method for emulating hardware failures and method of testing system software incorporating the same
KR100780849B1 (en) Method for testing wafer per shot
JP2007171038A (en) Integrated circuit measuring method and device
KR102013643B1 (en) Apparatus and method for high speed burn-in test
Manjula et al. Survey of Electronic hardware Testing types ATE evolution & case studies
KR20240066656A (en) Test Board And Test Apparatus Using The Same
JP2010197356A (en) Virtual test system corresponding to simultaneous test of a plurality of device under-tests (dut)
JP2000112781A (en) Device for electronic circuit analysis, method therefor and storage medium
JP2013026287A (en) Semiconductor integrated circuit and design method thereof