TW201729362A - 半導體裝置及其製造方法 - Google Patents

半導體裝置及其製造方法 Download PDF

Info

Publication number
TW201729362A
TW201729362A TW105134641A TW105134641A TW201729362A TW 201729362 A TW201729362 A TW 201729362A TW 105134641 A TW105134641 A TW 105134641A TW 105134641 A TW105134641 A TW 105134641A TW 201729362 A TW201729362 A TW 201729362A
Authority
TW
Taiwan
Prior art keywords
wafer
singulated
top die
dielectric layer
die
Prior art date
Application number
TW105134641A
Other languages
English (en)
Inventor
邵棟樑
志航 董
余振華
Original Assignee
台灣積體電路製造股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 台灣積體電路製造股份有限公司 filed Critical 台灣積體電路製造股份有限公司
Publication of TW201729362A publication Critical patent/TW201729362A/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226Via connections in a multilevel interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19Manufacturing methods of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20Structure, shape, material or disposition of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/14Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/80003Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/80006Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808Bonding techniques
    • H01L2224/80894Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/80896Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically insulating surfaces, e.g. oxide or nitride layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83009Pre-treatment of the layer connector or the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06548Conductive via connections through the substrate, container, or encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

本揭露係關於一種半導體裝置及其製造方法。用於製造半導體裝置之該方法包含:將載體晶圓附接至頂部晶粒晶圓之前側;薄化該頂部晶粒晶圓之背側,該頂部晶粒晶圓之該背側與該頂部晶粒晶圓之該前側相對;單粒化該載體晶圓及該頂部晶粒晶圓,藉此形成附接至經單粒化載體晶粒之經單粒化晶粒;及將該等經單粒化晶粒中之每一者之背側接合至底部晶粒晶圓之前側。

Description

半導體裝置及其製造方法
本揭露係關於一種半導體封裝的製造方法。
通過晶圓製程及封裝製程來製造各種半導體裝置。通過數種製程步驟來遮蔽、蝕刻及摻雜基板(通常為矽晶圓),該等步驟取決於將要製造之裝置之類型。 一般而言,一種方法在分割晶圓前堆疊晶圓且藉此在堆疊後執行分割(晶圓至晶圓方法,後文中稱為「W2W方法」)。W2W方法產生高製造效率,但具有以下缺點:當晶圓中之每一者之缺陷率增加時,缺陷率隨著經堆疊晶圓之數目增加而累積上升,藉此導致產品良率下降且最終產品成本上升。 因此,需要提供一種用於製造可獲得高產品良率並降低產品成本之晶圓堆疊之方法。還應瞭解,儘管揭露了三維封裝應用,但仍可存在在多晶片封裝中附接之眾多不同晶粒。
根據本揭露之某些實施例,一種用於製造半導體裝置之方法包含:將載體晶圓附接至頂部晶粒晶圓之前側;薄化該頂部晶粒晶圓之背側,該頂部晶粒晶圓之該背側與該頂部晶粒晶圓之該前側相對;單粒化該載體晶圓及該頂部晶粒晶圓,藉此形成附接至經單粒化載體晶粒之經單粒化晶粒;及將該等經單粒化晶粒中之每一者之背側接合至底部晶粒晶圓之前側。 根據本揭露之某些實施例,一種用於製造半導體裝置之方法包含:將第一載體晶圓附接至第一頂部晶粒晶圓之前側;將第二載體晶圓附接至第二頂部晶粒晶圓之前側;薄化該第一頂部晶粒晶圓之背側,該第一頂部晶粒晶圓之該背側與該第一頂部晶粒晶圓之該前側相對;薄化該第二頂部晶粒晶圓之背側,該第二頂部晶粒晶圓之該背側與該第二頂部晶粒晶圓之該前側相對;單粒化該等第一及第二載體晶圓以及該等第一及第二頂部晶粒晶圓,藉此形成經單粒化第一載體晶粒上之經單粒化第一晶粒及經單粒化第二載體晶粒上之經單粒化第二晶粒;及將該經單粒化第一晶粒及該經單粒化第二晶粒電耦合至底部晶粒晶圓之前側,該經單粒化第一晶粒係與該經單粒化第二晶粒不同類型之晶粒。 根據本揭露之某些實施例,一種半導體裝置包含:經單粒化頂部晶粒;底部晶粒,該底部晶粒之前側接合至該經單粒化頂部晶粒之背側;介電層,其覆蓋該底部晶粒之該前側及該經單粒化頂部晶粒之前側;導電層,其位於該介電層上;及複數個通路,其由該介電層環繞以通過該導電層電連接該經單粒化頂部晶粒與該底部晶粒。
以下揭示內容提供用於實施所提供標的物之不同構件之諸多不同實施例或實例。下文闡述組件及配置之特定實例以簡化本揭露。當然,此等實例僅係實例且並不意欲具有限制性。舉例而言,在以下闡述中第一特徵在第二特徵上方或第二特徵上之形成可包含其中第一特徵與第二特徵形成為直接接觸之實施例,且亦可包含其中可在第一特徵與第二特徵之間形成額外特徵使得第一特徵與第二特徵可不直接接觸之實施例。另外,本揭露可在各種實例中重複元件符號及/或字母。此重複係出於簡化及清晰目的,且其自身並不指示所論述之各種實施例及/或組態之間的關係。 此外,為易於闡述,本文中可使用其他空間相對術語(諸如「下面」、「下方」、「下部」、「上面」、「上部」等)來闡述一個元件或構件與另一(些)元件或構件之關係,如各圖中所圖解說明。除圖中所繪示之定向外,該等空間相對術語亦意欲涵蓋裝置在使用或操作中之不同定向。設備可以其他方式定向(旋轉90度或呈其他定向),且因此可同樣地解釋本文中所使用之空間相對描述符。 如此項技術中已知,以自晶圓產生複數個個別晶粒之方式來處理該晶圓,且不同晶圓可具有不同特性。所揭露實施例包含用於將至少一個經單粒化晶粒接合至晶圓之頂部半導體表面之方法,且藉由前述方法形成經接合半導體結構。經單粒化晶粒可在功能及特性上係不同的。另外,形成於晶圓之頂部半導體表面上之電路通常包含諸如電晶體、電容器、電阻器及二極體之電路元件,以及互連此等各種電路元件之信號線及其他導體。關於晶粒-晶圓堆疊之結構,己知合格晶粒(KGD)可有利地用於產生多晶片封裝及用於產生與藉由W2W方法製作之彼等結構相比更好之良率。另外,可針對各種功能將具有不同大小之異質裝置或晶片整合於一個封裝中。 圖1A繪示包含前段製程(FEOL)層105及後段製程(BEOL)層107之頂部晶粒晶圓101。BEOL層107包含藉由BEOL操作在其中製作之多層互連件且位於FEOL層105上面。FEOL層105包含利用FEOL操作在其中製作之裝置,諸如電晶體。未研磨頂部晶粒晶圓101之厚度係約31密爾(約700微米)。 圖1B進一步繪示臨時接合109及載體晶圓111。載體晶圓111擁有平面表面以便容納頂部晶粒晶圓101。在某些實施例中,首先用臨時接合109來塗覆載體晶圓111。該塗層可藉由所有已知塗覆方法來發生。較佳地,該塗層可係黏合帶或晶粒附接膜(DAF)。該塗層亦可係藉由物理氣相沈積(PVD)或化學氣相沈積(CVD)形成之介電層。臨時接合109之厚度取決於不同參數,但介於1 nm與1 mm之間,較佳地介於10 nm與100 μm之間,更較佳地介於100 nm與10 μm之間,最較佳地介於1 μm與5 μm 之間。載體晶圓111經由臨時接合109安裝至BEOL層107上。載體晶圓111可由玻璃、矽、玻璃陶瓷、石英、氧化矽、氧化鋁、聚合物、塑膠等形成。載體晶圓111理解為意指將臨時黏合至頂部晶粒晶圓101以便提供機械支撐且可經受製造處理之基板。載體晶圓111可承載完成的或部分完成的頂部晶粒晶圓101並將其轉移至寄主基板。表達「寄主基板」理解為意指用於接納(通常藉由上文所闡述之轉移操作)經處理裝置之基板。頂部晶粒晶圓101之背側之薄化及頂部晶粒晶圓101之轉移無法在無機械支撐之情況下處置,頂部晶粒晶圓101連結至載體晶圓111。在其他方面,頂部晶粒晶圓101之小厚度(舉例而言,低於200 μm)可在無載體晶圓111之情況下被損壞。 圖1C進一步圖解說明在頂部晶粒晶圓101附接至載體晶圓111之後,頂部晶粒晶圓101之厚度可自700 μm薄化為低於25 μm (舉例而言)。晶圓薄化通常經由半導體晶圓之背側研磨及/或化學機械拋光(CMP)執行。舉例而言,CMP涉及使載體晶圓111承載頂部晶粒晶圓101且在存在液體漿液之情況下使頂部晶粒晶圓101之背表面與硬且平之旋轉水平轉盤接觸。該漿液通常含有研磨性粉末(諸如金剛石或碳化矽)以及化學蝕刻劑(諸如氨、氟化物)或其組合。磨料薄化頂部晶粒晶圓101之背側同時蝕刻劑以亞微米級對頂部晶粒晶圓101之背側進行拋光。頂部晶粒晶圓101維持與磨料接觸直至實現頂部晶粒晶圓101之目標厚度為止。 圖1D進一步圖解說明經薄化頂部晶粒晶圓101之背側附接至介電層103或固體形式介電質晶粒附接膜(DAF) 103 (諸如完全固化環氧樹脂)。介電層103可藉由用於形成此等層之各種己知技術形成,例如,CVD、低壓CVD (LPCVD)、電漿輔助CVD (PECVD)、濺鍍與PVD、熱生長等。介電層103可具有介於自2K Å至7K Å之範圍內之厚度,且可由介電材料之組合形成,且可係(舉例而言)氧化物(例如,Ge氧化物)、氮氧化物(例如,GaP氮氧化物)、二氧化矽(SiO2 )、含氮氧化物(例如,含氮SiO2 )、氮摻雜氧化物(例如,N2 植入SiO2 )、氮氧化矽(Six Oy Nz )、氮化矽(SiN)、碳氮化矽(SiCN)等。 圖1E進一步圖解說明經薄化頂部晶粒晶圓101與介電層103、FEOL層105、BEOL 層107、臨時接合109及載體晶圓111經單粒化使得形成由載體晶粒111’支撐之複數個頂部晶粒101’。換言之,頂部晶粒101’中之每一者由在俯視圖中具有與頂部晶粒101’實質上相同大小之載體晶粒111’支撐。由於多個晶粒分別被單粒化,因此可通過晶粒測試選擇KGD以進行後續處理。舉例而言,執行晶粒測試以在將經單粒化晶粒接合至寄主基板之前區分合格晶粒與不合格晶粒,且可僅選擇KGD來接合至寄主基板。此防止在多晶片封裝中設計不合格晶粒。因此,可改良最終半導體封裝之良率且可將眾多不同經單粒化晶粒整合於多晶片封裝中。 圖1E亦圖解說明關於經薄化頂部晶粒晶圓101與介電層103、FEOL層105、BEOL 層107、臨時接合109及載體晶圓111 (後文中稱為「晶圓堆疊」)在晶粒切割操作中之切割方向150。習用地,自晶圓之前側切割不具有載體晶圓111及臨時接合109之晶圓堆疊,因此可觀察到「背側削片」。「背側削片」可減小晶粒之邊緣處之機械強度且可隨後續組裝操作而導致若干問題。在本揭露中,採用沿著切割方向150自經薄化頂部晶粒晶圓101之背側切割晶圓堆疊。因此,觀察不到「背側削片」。另外,由於頂部晶粒晶圓101之厚度在低於25 μm之範圍內,因此需要載體晶圓111承載經薄化頂部晶粒晶圓101以進行後續操作。 圖1F進一步展示包含重佈層108之底部晶圓102。在某些實施例中,底部晶圓102進一步包含FEOL層106,該FEOL層包含利用FEOL操作製作之裝置,諸如電晶體。在某些實施例中,底部晶圓102係中介層,其不包含主動裝置且可包含貫穿中介層之貫穿通路。重佈層108包含藉由BEOL操作製作之多層互連件。介電層104或固體形式介電質DAF 104放置於重佈層108上。介電層104可藉由用於形成此等層之各種已知技術形成,例如,CVD、LPCVD、PECVD、濺鍍與PVD、熱生長等。介電層104可具有介於自2K Å至7K Å (舉例而言)之範圍內之厚度,且可由介電材料之組合形成,且可係(舉例而言)氧化物(例如,Ge氧化物)、氮氧化物(例如,GaP氮氧化物)、二氧化矽(SiO2 )、含氮氧化物(例如,含氮SiO2 )、氮摻雜氧化物(例如,N2 植入SiO2 )、氮氧化矽(Six Oy Nz )、氮化矽(SiN)、碳氮化矽(SiCN)等。FEOL層106、重佈層108及介電層104位於底部晶圓102之前側上。 圖1F亦圖解說明經單粒化頂部晶粒在圖1E中所展示之單粒化操作之後形成。在某些實施例中,複數個經單粒化頂部晶粒可設計於底部晶圓102之前側上方。如上所述,該複數個經單粒化頂部晶粒可係不同類型之半導體晶粒且經選擇為KGD。為KGD的經單粒化頂部晶粒101’然後接合至底部晶圓102之前側。經單粒化頂部晶粒101’之背側處之介電層103與底部晶圓102之前側處之介電層104直接連接。換言之,經單粒化頂部晶粒101’之背側面向底部晶圓102之前側。 圖1G進一步圖解說明在將經單粒化頂部晶粒101’接合至底部晶圓102之後,經單粒化載體晶粒111’在升高溫度下且利用特殊工具及技術自臨時接合109剝離。舉例而言,可使雷射束對經單粒化載體晶粒111’進行掃描,雷射束致使經單粒化載體晶粒111’沿著臨時接合109分離且經單粒化載體晶粒111’被機械抬離經單粒化頂部晶粒101’。雷射並不足夠強以致損壞經單粒化頂部晶粒101’及底部晶圓102之半導體裝置之任何結構。 圖1H進一步圖解說明臨時接合109自經單粒化頂部晶粒101’移除。舉例而言,在移除經單粒化載體晶粒111’之後,可利用溶劑(諸如分離劑)使臨時接合109溶解,該等溶劑以化學方式較佳地選擇性地對臨時接合109起作用。然後,執行晶圓清潔操作以移除殘餘臨時接合109且清潔經單粒化頂部晶粒101’之前側及底部晶圓102之前側。因此,暴露經單粒化頂部晶粒101’之BEOL層107之外部接點以接合至電端子。 圖2A及圖2B繪示底部晶圓202及多個經單粒化頂部晶粒201。經單粒化頂部晶粒201放置於底部晶圓202之前側上,其中經單粒化頂部晶粒201之背側面向底部晶圓202之前側。在測試及選擇操作之後,經單粒化頂部晶粒201係可為相同類型或不同類型之晶粒的KGD。 圖2C及圖2D繪示介電層203放置於複數個頂部晶粒201之前側及底部晶圓202之前側上。介電層203可藉由旋塗操作放置。旋塗玻璃及旋塗聚合物(諸如矽氧烷、矽酸鹽、矽氨烷或倍半矽氧烷)通常具有良好間隙填充特性。介電層203通常藉由施加含有聚合物之塗覆溶液後續接著熱固化操作而形成。執行熱固化操作以完成化學鍵之形成、對殘餘組分進行排氣且減小介電層203中之介電常數。當使用分批模式時在熔爐中執行熱固化操作或當使用單個晶圓模式時在熱板上執行熱固化操作。介電層203亦可藉由用於形成此等層之各種己知技術形成,例如,CVD、LPCVD、PECVD、濺鍍與PVD、熱生長等。介電層203可由介電材料之組合形成,且可係(舉例而言)氧化物(例如,Ge 氧化物)、氮氧化物(例如,GaP氮氧化物)、二氧化矽(SiO2 )、含氮氧化物(例如,含氮SiO2 )、氮摻雜氧化物(例如,N2 植入SiO2 )、氮氧化矽(Six Oy Nz )、氮化矽(SiN)、碳氮化矽(SiCN)等。在某些實施例中,介電層203之厚度應大於頂部晶粒201之厚度。舉例而言,介電層203之厚度可介於自大約0.5 um至大約40 um之範圍內,此取決於頂部晶粒201之實際值。 圖2E及圖2F繪示貫穿矽通路(TSV) 204及貫穿介電質通路(TDV) 205藉由單個或多個蝕刻操作而形成於介電層203中。在某些實施例中,TSV 204具有穿透頂部晶粒201之至少一部分。在某些實施例中,僅TSV 204形成於介電層203中。在其他實施例中,僅TDV 205形成於介電層203中。TSV 204及/或TDV 205填充有導電材料以便電連接經單粒化頂部晶粒201與底部晶圓202。該導電材料可係金屬、金屬化合物(諸如金屬矽化物)或可給互連結構提供所要導電性之經摻雜半導體材料。以上連接中之任一者允許經單粒化頂部晶粒201之前側電耦合至底部晶圓202之前側。 圖3A圖解說明導電層或重佈層(RDL) 306藉由使用圖案化及金屬沈積操作(諸如印刷、PVD、濺鍍、電解電鍍及無電式電鍍)而形成於介電層303之表面上方。導電層306可係一或多層的Al、Cu、Sn、 Ni、Au、Ag或其他適合導電材料。因此,形成導電互連結構。導電互連結構通過導電層306及TSV 304及/或TDV 305電連接頂部晶粒301與底部晶圓302。 圖3B圖解說明凸塊下金屬(UBM) 307可形成於導電層306上。為了改良凸塊與導電層之間的連接之黏合及可靠性,UBM 307可包含使用鉻(Cr)或鈦鎢合金(Ti-W)之黏合層及放置於該黏合層上的使用銅或鉻銅合金(Cr-Cu)之金屬層。 圖3C圖解說明凸塊308形成於UBM 307上。凸塊308亦可以壓縮方式接合至導電層306。凸塊308中之每一者可自對應導電通路橫向偏移一偏移距離或直接放置於對應導電通路上。凸塊308表示可形成於導電層306上方之一種類型之互連結構。該互連結構亦可使用線接合、焊接凸塊、微凸塊或其他電互連。 圖4展示根據本揭露之一項實施例之半導體裝置。該半導體裝置包含:經單粒化頂部晶粒401,其中介電層403放置於經單粒化頂部晶粒401之背側上;及底部晶圓402,其中介電層404放置於底部晶圓402之前側上。複數個墊407形成於底部晶圓402上且由介電層404環繞。該複數個墊407中之每一者具有導電圖案及連接至該導電圖案之引線以用於電連接底部晶圓402之FEOL層中之裝置與經單粒化頂部晶粒401。經單粒化頂部晶粒401之背側接合至底部晶圓402之前側。其上放置介電層403之經單粒化頂部晶粒401之背側與其上放置FEOL層及BEOL層之經單粒化頂部晶粒401之前側相對。在將經單粒化頂部晶粒401接合至底部晶圓402之前,經單粒化頂部晶粒401必須通過晶粒測試。為了改良高產品良率,可僅選擇KGD來接合至底部晶圓402。介電層403及404可選自低介電係數材料,諸如氧化矽(SiO2 )、碳化矽(SiC)、氮氧化矽(SiON)及碳氮化矽(SiCN)。介電層403及404可藉由CVD操作形成。介電層405經放置以覆蓋經單粒化頂部晶粒401之前側及底部晶圓402之前側。介電層405可藉由旋塗操作形成。介電層405之材料可係旋塗玻璃或旋塗聚合物,諸如矽氧烷、矽酸鹽、矽氨烷或倍半矽氧烷。通路藉由單個或多個蝕刻操作形成於介電層405中且填充有導電材料。在某些實施例中,該等通路之一部分係TSV且該等通路之一部分係TDV。如圖4中所圖解說明,經單粒化頂部晶粒401僅通過TDV 406電耦合至底部晶圓。在其中僅TDV 406存在於半導體封裝中之情形中,毗鄰於經單粒化頂部晶粒401之TDV 406通過導電層408連接至經單粒化頂部晶粒401上方之另一 TDV 406。具有凸塊409及其上相對於凸塊409對準之導電圖案之導電層408放置於介電層405上。TDV 406由介電層405環繞。自經單粒化頂部晶粒401暴露之TDV 406之一部分由介電層405環繞。因此形成導電互連結構,且該導電互連結構用於通過通路及導電層408電連接經單粒化頂部晶粒401與底部晶圓402。 圖5展示根據另一實施例之半導體裝置。該半導體裝置包含:經單粒化頂部晶粒501,其具有介電層503;經單粒化頂部晶粒510,其具有介電層511;及底部晶圓502,其具有介電層504。複數個墊507中之每一者具有導電圖案及連接至該導電圖案之引線以用於將底部晶圓502之FEOL層中之裝置電連接至經單粒化頂部晶粒501及510。經單粒化頂部晶粒501及510之背側接合至底部晶圓502之前側。其上分別放置介電層503及511之經單粒化頂部晶粒501及510之背側與其上分別放置FEOL層及BEOL層之經單粒化頂部晶粒501及510之前側相對。經單粒化頂部晶粒501及510可係相同類型或不同類型之晶粒。換言之,經單粒化頂部晶粒501及510可具有相同結構、厚度及功能或不同結構、厚度及功能。在將經單粒化頂部晶粒501及510接合至底部晶圓502之前,經單粒化頂部晶粒501及510必須通過晶粒測試。為了改良高產品良率,僅將KGD接合至底部晶圓502。介電層503、504及511可選自低介電係數材料,諸如氧化矽(SiO2 )、碳化矽(SiC)、氮氧化矽(SiON)及碳氮化矽(SiCN)。介電層503、504及511可藉由CVD操作形成。介電層505經放置以覆蓋經單粒化頂部晶粒501及510之前側及底部晶圓502之前側。介電層505可藉由旋塗操作形成。介電層505之材料可係旋塗玻璃或旋塗聚合物,諸如矽氧烷、矽酸鹽、矽氨烷或倍半矽氧烷。通路藉由單個或多個蝕刻操作形成於介電層505中以及穿過頂部晶粒501及510且填充有導電材料。如圖5中所圖解說明,經單粒化頂部晶粒501及510僅通過TSV 516電耦合至底部晶圓。在其中僅TSV 516存在於半導體封裝中之情形中,TSV 516之一端耦合至底部晶圓502且 TSV 516之另一端連接至凸塊509。具有凸塊509及其上相對於凸塊509對準之導電圖案之導電層508放置於介電層505上,且TSV 516可部分地由介電層505環繞。因此形成導電互連結構,且該導電互連結構用於通過通路及導電層508電連接經單粒化頂部晶粒501及510與底部晶圓502。 圖6展示根據又一實施例之半導體裝置。該半導體裝置包含:經單粒化頂部晶粒601,其具有介電層603;經單粒化頂部晶粒610,其具有介電層611;及底部晶圓602,其具有介電層604。複數個墊607中之每一者具有導電圖案及連接至該導電圖案之引線以用於將底部晶圓602之FEOL層中之裝置電連接至經單粒化頂部晶粒601及610。經單粒化頂部晶粒610堆疊於經單粒化頂部晶粒601上,其中經單粒化頂部晶粒610之背側面向經單粒化頂部晶粒601之前側。經單粒化頂部晶粒601接合至底部晶圓602,其中經單粒化頂部晶粒601之背側面向底部晶圓602之前側。其上分別放置介電層603及611之經單粒化頂部晶粒601及610之背側與其上分別放置FEOL層及BEOL層之經單粒化頂部晶粒601及610之前側相對。經單粒化頂部晶粒601及610可係相同類型或不同類型之晶粒。換言之,經單粒化頂部晶粒601及610可具有相同結構、厚度及功能或不同結構、厚度及功能。在將經單粒化頂部晶粒601接合至底部晶圓602及將經單粒化頂部晶粒610接合至經單粒化頂部晶粒601之前,經單粒化頂部晶粒601及610必須通過晶粒測試。為了改良高產品良率,僅將KGD接合至底部晶圓602。介電層603、604及611可選自低介電係數材料,諸如氧化矽(SiO2 )、碳化矽(SiC)、氮氧化矽(SiON)及碳氮化矽(SiCN)。介電層603、604及611通常可藉由CVD操作形成。介電層605經放置以覆蓋經單粒化頂部晶粒601及610之前側以及底部晶圓602之前側。介電層605可藉由旋塗操作形成。介電層605之材料可係旋塗玻璃或旋塗聚合物,諸如矽氧烷、矽酸鹽、矽氨烷或倍半矽氧烷。通路藉由單個或多個蝕刻操作而形成於介電層605中且填充有導電材料。該等通路之一部分係TSV 616且該等通路之一部分係TDV 606。具有凸塊609及其上相對於凸塊609對準之導電圖案之導電層608放置於介電層605及由介電層605環繞之通路上。因此形成導電互連結構,且該導電互連結構用於通過通路及導電層608電連接經單粒化頂部晶粒601及610與底部晶圓602。如圖6中所圖解說明,經單粒化頂部晶粒601及610可僅通過TSV 616或通過TDV 606及TSV 616而電耦合至底部晶圓。在其中僅TSV 616存在於半導體封裝中之情形中,TSV 616之一端耦合至底部晶圓602且TSV 616之另一端連接至凸塊609。在其中TDV 606及TSV 616存在於半導體封裝中之情形中,TDV 606通過導電層608連接至TSV 616。 根據本揭露之某些實施例,一種用於製造半導體裝置之方法包含:將載體晶圓附接至頂部晶粒晶圓之前側;薄化該頂部晶粒晶圓之背側,該頂部晶粒晶圓之該背側與該頂部晶粒晶圓之該前側相對;單粒化該載體晶圓及該頂部晶粒晶圓,藉此形成附接至經單粒化載體晶粒之經單粒化晶粒;及將該等經單粒化晶粒中之每一者之背側接合至底部晶粒晶圓之前側。 根據本揭露之某些實施例,一種用於製造半導體裝置之方法包含:將第一載體晶圓附接至第一頂部晶粒晶圓之前側;將第二載體晶圓附接至第二頂部晶粒晶圓之前側;薄化該第一頂部晶粒晶圓之背側,該第一頂部晶粒晶圓之該背側與該第一頂部晶粒晶圓之該前側相對;薄化該第二頂部晶粒晶圓之背側,該第二頂部晶粒晶圓之該背側與該第二頂部晶粒晶圓之該前側相對;單粒化該等第一及第二載體晶圓以及該等第一及第二頂部晶粒晶圓,藉此形成經單粒化第一載體晶粒上之經單粒化第一晶粒及經單粒化第二載體晶粒上之經單粒化第二晶粒;及將該經單粒化第一晶粒及該經單粒化第二晶粒電耦合至底部晶粒晶圓之前側,該經單粒化第一晶粒係與該經單粒化第二晶粒不同類型之晶粒。 根據本揭露之某些實施例,一種半導體裝置包含:經單粒化頂部晶粒;底部晶粒,該底部晶粒之前側接合至該經單粒化頂部晶粒之背側;介電層,其覆蓋該底部晶粒之該前側及該經單粒化頂部晶粒之前側;導電層,其位於該介電層上;及複數個通路,其由該介電層環繞以通過該導電層電連接該經單粒化頂部晶粒與該底部晶粒。 前述內容概述數項實施例之特徵,使得熟習此項技術者可更好地理解本揭露之各態樣。熟習此項技術者應瞭解,其可容易地使用本發明作為用於設計或修改其他製程及結構以執行與本文中所引入之實施例相同之目的及/或實現與本文中所引入之實施例相同之優點之基礎。熟習此項技術者亦應認識到,此等等效構造不背離本揭露之精神及範疇,且其可在不背離本揭露之精神及範疇之情況下在本文中做出各種改變、替代及更改。
101‧‧‧頂部晶粒晶圓/未研磨頂部晶粒晶圓/經薄化頂部晶粒晶圓 101’‧‧‧頂部晶粒/經單粒化頂部晶粒 102‧‧‧底部晶圓 103‧‧‧介電層/固體形式介電質晶粒附接膜 104‧‧‧介電層/固體形式介電質晶粒附接膜 105‧‧‧前段製程層 106‧‧‧前段製程層 107‧‧‧後段製程層 108‧‧‧重佈層 109‧‧‧臨時接合/殘餘臨時接合 111‧‧‧載體晶圓 111’‧‧‧載體晶粒/經單粒化載體晶粒 150‧‧‧切割方向 201‧‧‧經單粒化頂部晶粒/頂部晶粒 202‧‧‧底部晶圓 203‧‧‧介電層 204‧‧‧貫穿矽通路 205‧‧‧貫穿介電質通路 301‧‧‧頂部晶粒 302‧‧‧底部晶圓 303‧‧‧介電層 304‧‧‧貫穿矽通路 305‧‧‧貫穿介電質通路 306‧‧‧導電層/重佈層 307‧‧‧凸塊下金屬 308‧‧‧凸塊 401‧‧‧經單粒化頂部晶粒 402‧‧‧底部晶圓 403‧‧‧介電層 404‧‧‧介電層 405‧‧‧介電層 406‧‧‧貫穿介電質通路 407‧‧‧墊 408‧‧‧導電層 409‧‧‧凸塊 501‧‧‧經單粒化頂部晶粒/頂部晶粒 502‧‧‧底部晶圓 503‧‧‧介電層 504‧‧‧介電層 505‧‧‧介電層 507‧‧‧墊 508‧‧‧導電層 509‧‧‧凸塊 510‧‧‧經單粒化頂部晶粒/頂部晶粒 511‧‧‧介電層 516‧‧‧貫穿矽通路 601‧‧‧經單粒化頂部晶粒 602‧‧‧底部晶圓 603‧‧‧介電層 604‧‧‧介電層 605‧‧‧介電層 606‧‧‧貫穿介電質通路 607‧‧‧墊 608‧‧‧導電層 609‧‧‧凸塊 610‧‧‧經單粒化頂部晶粒 611‧‧‧介電層 616‧‧‧貫穿矽通路
當與附圖一起閱讀時,自以下詳細說明最佳地理解本揭露之各態樣。應注意,根據工業中之標準實踐,各種構件未按比例繪製。實際上,為論述清晰起見,可任意地增加或減小各種構件之尺寸。 圖1A至圖1H圖解說明根據本發明之某些實施例之用於接合半導體裝置之操作的不完全剖面圖。 圖2A至圖2F圖解說明根據本發明之某些實施例之半導體製造操作之透視及剖面圖。 圖3A至圖3C圖解說明根據本發明之某些實施例之半導體製造操作之剖面圖。 圖4圖解說明根據本發明之一項實施例之半導體裝置之剖面圖。 圖5圖解說明根據本發明之另一實施例之半導體裝置之剖面圖。 圖6圖解說明根據本發明之又一實施例之半導體裝置的剖面圖。
401‧‧‧經單粒化頂部晶粒
402‧‧‧底部晶圓
403‧‧‧介電層
404‧‧‧介電層
405‧‧‧介電層
406‧‧‧貫穿介電質通路
407‧‧‧墊
408‧‧‧導電層
409‧‧‧凸塊

Claims (1)

  1. 一種用於製造半導體裝置之方法,其包含: 將載體晶圓附接至頂部晶粒晶圓之前側; 薄化該頂部晶粒晶圓之背側,該頂部晶粒晶圓之該背側與該頂部晶粒晶圓之該前側相對; 單粒化該載體晶圓及該頂部晶粒晶圓,藉此形成附接至經單粒化載體晶粒之經單粒化晶粒;及 將該等經單粒化晶粒中之每一者之背側接合至底部晶圓。
TW105134641A 2015-11-30 2016-10-26 半導體裝置及其製造方法 TW201729362A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/954,416 US10141291B2 (en) 2015-11-30 2015-11-30 Semiconductor device and method of manufacturing the same

Publications (1)

Publication Number Publication Date
TW201729362A true TW201729362A (zh) 2017-08-16

Family

ID=58777123

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105134641A TW201729362A (zh) 2015-11-30 2016-10-26 半導體裝置及其製造方法

Country Status (3)

Country Link
US (1) US10141291B2 (zh)
CN (1) CN107039340A (zh)
TW (1) TW201729362A (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI828287B (zh) * 2021-09-23 2024-01-01 美商蘋果公司 可選擇的單塊或外部可擴縮晶粒至晶粒互連系統方法

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10418255B2 (en) * 2017-12-01 2019-09-17 Micron Technology, Inc. Semiconductor device packages and related methods
US10790161B2 (en) * 2018-03-27 2020-09-29 Amkor Technology, Inc. Electronic device with adaptive vertical interconnect and fabricating method thereof
EP3667745B1 (en) 2018-12-10 2023-03-22 IMEC vzw Method for obtaining light emitting diodes reconstituted over a carrier substrate
US11538762B2 (en) * 2020-01-24 2022-12-27 Micron Technology, Inc. Methods for making double-sided semiconductor devices and related devices, assemblies, packages and systems
TWI749860B (zh) * 2020-11-10 2021-12-11 菱生精密工業股份有限公司 晶片封裝方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG104293A1 (en) * 2002-01-09 2004-06-21 Micron Technology Inc Elimination of rdl using tape base flip chip on flex for die stacking
US8822281B2 (en) * 2010-02-23 2014-09-02 Stats Chippac, Ltd. Semiconductor device and method of forming TMV and TSV in WLCSP using same carrier
US8338945B2 (en) * 2010-10-26 2012-12-25 Taiwan Semiconductor Manufacturing Company, Ltd. Molded chip interposer structure and methods
US20130040423A1 (en) * 2011-08-10 2013-02-14 Taiwan Semiconductor Manufacturing Company, Ltd. Method of Multi-Chip Wafer Level Packaging
US9190391B2 (en) * 2011-10-26 2015-11-17 Maxim Integrated Products, Inc. Three-dimensional chip-to-wafer integration
US9385102B2 (en) * 2012-09-28 2016-07-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming supporting layer over semiconductor die in thin fan-out wafer level chip scale package
KR102136844B1 (ko) * 2013-09-30 2020-07-22 삼성전자 주식회사 웨이퍼 가공 방법 및 그 가공 방법을 이용한 반도체 소자 제조방법
US9704769B2 (en) * 2014-02-27 2017-07-11 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming encapsulated wafer level chip scale package (EWLCSP)
US10068862B2 (en) * 2015-04-09 2018-09-04 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming a package in-fan out package

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI828287B (zh) * 2021-09-23 2024-01-01 美商蘋果公司 可選擇的單塊或外部可擴縮晶粒至晶粒互連系統方法
US11862557B2 (en) 2021-09-23 2024-01-02 Apple Inc. Selectable monolithic or external scalable die-to-die interconnection system methodology

Also Published As

Publication number Publication date
US20170154881A1 (en) 2017-06-01
CN107039340A (zh) 2017-08-11
US10141291B2 (en) 2018-11-27

Similar Documents

Publication Publication Date Title
US11488842B2 (en) Method of making semiconductor device package including conformal metal cap contacting each semiconductor die
US10811394B2 (en) Devices employing thermal and mechanical enhanced layers and methods of forming same
CN110970407B (zh) 集成电路封装件和方法
CN109216315B (zh) 半导体封装及其制造方法
US20210183822A1 (en) Semiconductor device, semiconductor package and method of manufacturing the same
US10141291B2 (en) Semiconductor device and method of manufacturing the same
US8697542B2 (en) Method for thin die-to-wafer bonding
US8969200B2 (en) Apparatus and method for integration of through substrate vias
TW201019423A (en) Integrated circuit structures and method of forming the same
TW201310586A (zh) 半導體結構及其製造方法
US11855067B2 (en) Integrated circuit package and method
US20230360986A1 (en) Semiconductor structure having an anti-arcing pattern disposed on a passivation layer
TW202114089A (zh) 封裝結構及其製作方法
US20230378131A1 (en) Package structure and method of fabricating the same
US20230352369A1 (en) Through-substrate vias with metal plane layers and methods of manufacturing the same
US12002778B2 (en) Semiconductor packages and methods of forming the same
US11735544B2 (en) Semiconductor packages with stacked dies and methods of forming the same
US11715646B2 (en) Semiconductor structure and method for forming the same
US20230395431A1 (en) Semiconductor Packages and Methods of Forming
TW202410298A (zh) 具有金屬平面層的基板穿孔以及製造其之方法
CN116864401A (zh) 集成电路封装的形成方法