TW201614726A - Method of depositing a layer in a via or trench, method of manufacturing a transistor, layer stack for an electronic device, and an electronic device - Google Patents
Method of depositing a layer in a via or trench, method of manufacturing a transistor, layer stack for an electronic device, and an electronic deviceInfo
- Publication number
- TW201614726A TW201614726A TW104119663A TW104119663A TW201614726A TW 201614726 A TW201614726 A TW 201614726A TW 104119663 A TW104119663 A TW 104119663A TW 104119663 A TW104119663 A TW 104119663A TW 201614726 A TW201614726 A TW 201614726A
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- trench
- electronic device
- depositing
- transistor
- Prior art date
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/04—Coating on selected surface areas, e.g. using masks
- C23C14/046—Coating cavities or hollow spaces, e.g. interior of tubes; Infiltration of porous substrates
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/22—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
- C23C14/34—Sputtering
- C23C14/35—Sputtering by application of a magnetic field, e.g. magnetron sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/34—Gas-filled discharge tubes operating with cathodic sputtering
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Plasma & Fusion (AREA)
- Analytical Chemistry (AREA)
- Physics & Mathematics (AREA)
- Physical Vapour Deposition (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Thin Film Transistor (AREA)
Abstract
A method of depositing a material in a via or a trench provided in a first layer deposited over a substrate is described. The method includes providing the first layer having the via or trench; depositing a first portion of a second layer on the first layer having the via or trench, wherein the deposition of the first portion of the second layer is conducted with a magnetron sputter cathode having a first magnet arrangement, which is rotatable around a first rotation axis, wherein the first magnet arrangement is provided at a first angular coordinate resulting in a first deposition direction; and depositing a second portion of the second layer on the first layer having the via or trench, wherein the deposition of the second portion of the second layer is conducted with the magnetron sputter cathode, wherein the first magnet arrangement is provided at a second angular coordinate resulting in a second deposition direction, wherein the second angular coordinate is different from the first angular coordinate.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
??PCT/US2014/043610 | 2014-06-23 | ||
PCT/US2014/043610 WO2015199640A1 (en) | 2014-06-23 | 2014-06-23 | Method of depositing a layer in a via or trench and products obtained thereby |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201614726A true TW201614726A (en) | 2016-04-16 |
TWI649804B TWI649804B (en) | 2019-02-01 |
Family
ID=51211334
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW104119663A TWI649804B (en) | 2014-06-23 | 2015-06-18 | Method of depositing a layer in a via or trench, method of manufacturing a transistor, layer stack for an electronic device, and an electronic device |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP6386106B2 (en) |
KR (2) | KR20170018074A (en) |
CN (1) | CN106460148B (en) |
TW (1) | TWI649804B (en) |
WO (1) | WO2015199640A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20230172566A (en) * | 2021-04-19 | 2023-12-22 | 어플라이드 머티어리얼스, 인코포레이티드 | Sputter deposition source, magnetron sputter cathode, and method for depositing material on a substrate |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0211758A (en) * | 1988-06-28 | 1990-01-16 | Nec Corp | Sputtering device |
US6143140A (en) * | 1999-08-16 | 2000-11-07 | Applied Materials, Inc. | Method and apparatus to improve the side wall and bottom coverage in IMP process by using magnetic field |
US6242348B1 (en) * | 1999-10-04 | 2001-06-05 | National Semiconductor Corp. | Method for the formation of a boron-doped silicon gate layer underlying a cobalt silicide layer |
TWI242052B (en) * | 2004-03-19 | 2005-10-21 | Promos Technologies Inc | Physical vapor deposition process and apparatus thereof |
JP2006083408A (en) * | 2004-09-14 | 2006-03-30 | Shin Meiwa Ind Co Ltd | Vacuum film-forming apparatus |
US7994002B2 (en) * | 2008-11-24 | 2011-08-09 | Applied Materials, Inc. | Method and apparatus for trench and via profile modification |
EP2306489A1 (en) * | 2009-10-02 | 2011-04-06 | Applied Materials, Inc. | Method for coating a substrate and coater |
JP2011091242A (en) * | 2009-10-23 | 2011-05-06 | Elpida Memory Inc | Method for manufacturing semiconductor device |
-
2014
- 2014-06-23 JP JP2016575144A patent/JP6386106B2/en not_active Expired - Fee Related
- 2014-06-23 WO PCT/US2014/043610 patent/WO2015199640A1/en active Application Filing
- 2014-06-23 KR KR1020177002044A patent/KR20170018074A/en active Application Filing
- 2014-06-23 CN CN201480080149.3A patent/CN106460148B/en not_active Expired - Fee Related
- 2014-06-23 KR KR1020177032386A patent/KR20170127051A/en not_active Application Discontinuation
-
2015
- 2015-06-18 TW TW104119663A patent/TWI649804B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR20170127051A (en) | 2017-11-20 |
TWI649804B (en) | 2019-02-01 |
CN106460148A (en) | 2017-02-22 |
KR20170018074A (en) | 2017-02-15 |
JP6386106B2 (en) | 2018-09-05 |
CN106460148B (en) | 2018-12-04 |
JP2017520683A (en) | 2017-07-27 |
WO2015199640A1 (en) | 2015-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2018000314A (en) | Perovskite material layer processing. | |
WO2019036041A3 (en) | Geometrically selective deposition of a dielectric film | |
MY198714A (en) | Photovoltaic devices and method of manufacturing | |
TW201612956A (en) | Method of depositing a layer, method of manufacturing a transistor, layer stack for an electronic device, and an electronic device | |
SG10201709240QA (en) | Self-aligned multi-patterning process flow with ald gapfill spacer mask | |
WO2015116297A3 (en) | Sequential processing with vapor treatment of thin films of organic-inorganic perovskite materials | |
SG10201807090QA (en) | Plasma assisted atomic layer deposition titanium oxide for conformal encapsulation and gapfill applications | |
WO2018222366A3 (en) | Atomic layer deposition of stable lithium ion conductive interfacial layer for stable cathode cycling | |
EP3803960A4 (en) | Methods and material deposition systems for forming semiconductor layers | |
MX2015014976A (en) | Method of manufacturing multi-layer thin film, member including the same and electronic product including the same. | |
SG10201805222PA (en) | Monitoring system for deposition and method of operation thereof | |
EP3796391A4 (en) | Oled display substrate and manufacturing method therefor, and display device | |
WO2016050748A3 (en) | Organic electronic device | |
MX2015014977A (en) | Method of manufacturing multi-layer thin film, member including the same and electronic product including the same. | |
TW201612345A (en) | Methods and apparatus for maintaining low non-uniformity over target life | |
EP3512979A4 (en) | Particle coating by atomic layer depostion (ald) | |
WO2016061468A3 (en) | High-speed deposition of mixed oxide barrier films | |
ZA202007642B (en) | Vacuum deposition facility and method for coating a substrate | |
WO2013023173A3 (en) | Sputtering systems for liquid target materials | |
WO2015164215A8 (en) | Methods of forming a memory cell material, and related methods of forming a semiconductor device structure, memory cell materials, and semiconductor device structures | |
TW201614726A (en) | Method of depositing a layer in a via or trench, method of manufacturing a transistor, layer stack for an electronic device, and an electronic device | |
SG11201907680VA (en) | Susceptor for holding a semiconductor wafer with an orientation notch during the deposition of a layer on a front side of the semiconductor wafer and method for depositing the layer by using the susceptor | |
EP4053131A4 (en) | Indium precursor compound, method for manufacturing thin film by using same, and substrate manufactured from same | |
ZA202007614B (en) | Vacuum deposition facility and method for coating a substrate | |
WO2014124308A3 (en) | Multi-level graphene devices and methods for forming same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |