TW201433798A - Semiconductor circuit testing device capable of isolating signal interference - Google Patents
Semiconductor circuit testing device capable of isolating signal interference Download PDFInfo
- Publication number
- TW201433798A TW201433798A TW102106855A TW102106855A TW201433798A TW 201433798 A TW201433798 A TW 201433798A TW 102106855 A TW102106855 A TW 102106855A TW 102106855 A TW102106855 A TW 102106855A TW 201433798 A TW201433798 A TW 201433798A
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor circuit
- unit
- testing device
- bottom plate
- coupled
- Prior art date
Links
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
本發明係關於一種半導體電路測試裝置,特別是關於一種能夠隔離電源干擾與各種控制信號干擾的半導體電路測試裝置,以避免測量待測的半導體電路時產生誤差。 The present invention relates to a semiconductor circuit test apparatus, and more particularly to a semiconductor circuit test apparatus capable of isolating power supply interference from various control signal interferences to avoid errors in measuring a semiconductor circuit to be tested.
隨著科技的進步,半導體電路的功能也同樣日新月異,且搭載的功能越來越多樣化。傳統上,半導體電路在出廠前,往往會經過一連串的測試程序,以確定半導體電路中的各項功能均正常。所述一連串的測試程序通常可經透過一台或多台的測試裝置執行,而所述測試裝置可用來批次地測量待測的半導體電路。一般來說,測試裝置會外接一台電腦或者其他適於使用者輸入指令的設備,由使用者設定測試的項目、測試的參數或者其他測試程序的細節。測試裝置受控於所述電腦執行對應的測試程序,並且回報半導體電路中的功能是否正常。 With the advancement of technology, the functions of semiconductor circuits are also changing with each passing day, and the functions carried out are becoming more diverse. Traditionally, semiconductor circuits have undergone a series of test procedures before they leave the factory to determine that the functions in the semiconductor circuit are normal. The series of test procedures can generally be performed by one or more test devices, and the test devices can be used to batch measure the semiconductor circuit to be tested. Generally, the test device will be connected to a computer or other device suitable for the user to input instructions, and the user sets the details of the test item, test parameters or other test procedures. The test device is controlled by the computer to execute a corresponding test program and report whether the function in the semiconductor circuit is normal.
然而,如何快速且準確地判斷待測的半導體電路的功能是否正常相當不容易,特別是環境中充滿著雜訊干擾,精密的測試程序可能會因為干擾而出現錯誤判斷的結果。此外,很常見的雜訊干擾在於,電腦傳送給測試裝置的控制指令時可能干擾測試程序;測試裝置回報半導體電路中的功能是否正常時可能干擾測試程序;以及外部電源供電給 測試裝置時也可能干擾測試程序。因此,業界需要一種能夠隔離電源干擾與各種控制信號干擾的測試裝置,以避免測量待測的半導體電路時產生誤差。 However, how to quickly and accurately determine whether the function of the semiconductor circuit to be tested is normal is not easy, especially if the environment is full of noise interference, and the precise test procedure may result in erroneous judgment due to interference. In addition, the most common noise interference is that the test program transmitted by the computer to the test device may interfere with the test program; when the test device reports that the function in the semiconductor circuit is normal, it may interfere with the test program; and the external power supply gives Test procedures may also interfere with the test program. Therefore, the industry needs a test device capable of isolating power supply interference and various control signal interferences to avoid errors in measuring the semiconductor circuit to be tested.
有鑑於此,本發明在於提出一種半導體電路測試裝置,可以有效地隔離電腦傳送來的控制信號以及電源干擾,同時可以在不影響測試程序的情況下監測半導體電路是否正常,以避免測量待測的半導體電路時產生誤差。 In view of this, the present invention provides a semiconductor circuit testing device, which can effectively isolate the control signal and power supply interference transmitted by the computer, and can monitor whether the semiconductor circuit is normal without affecting the test program, so as to avoid measuring the test to be tested. An error occurs in the semiconductor circuit.
本發明實施例提供一種半導體電路測試裝置,所述半導體電路測試裝置包括控制模組、底板、警報模組以及電源模組。控制模組具有第一收發單元及第一編解碼單元,第一收發單元耦接第一編解碼單元,第一收發單元用以接收經由光傳輸的光信號,第一編解碼單元將光信號轉換成電信號。底板耦接控制模組,受控於電信號以選擇性地啟動至少一測試程序。警報模組具有微控制單元及第一隔離單元,第一隔離單元耦接底板與微控制單元,微控制單元經第一隔離單元監測底板的至少一參數,以選擇性地產生警報信號。電源模組耦接於底板以及電源供應器之間,電源模組具有變壓器,變壓器將電源供應器提供的電能耦合至底板。 Embodiments of the present invention provide a semiconductor circuit testing device including a control module, a backplane, an alarm module, and a power module. The control module has a first transceiver unit and a first codec unit, the first transceiver unit is coupled to the first codec unit, the first transceiver unit is configured to receive an optical signal transmitted via the optical, and the first codec unit converts the optical signal Into the electrical signal. The backplane is coupled to the control module and is controlled by an electrical signal to selectively activate at least one test procedure. The alarm module has a micro control unit and a first isolation unit. The first isolation unit is coupled to the bottom plate and the micro control unit. The micro control unit monitors at least one parameter of the bottom plate via the first isolation unit to selectively generate an alarm signal. The power module is coupled between the bottom plate and the power supply. The power module has a transformer, and the transformer couples the power provided by the power supply to the bottom plate.
於本發明一示範實施例中,半導體電路測試裝置更可包括電腦,電腦具有第二收發單元以傳輸光信號。電腦可利用光纖纜線耦接控制模組,且光纖纜線係為光信號的傳輸介面。此外,警報模組可具有第二隔離單元,並經由第二隔離單元耦接電腦,電腦用以接收警報模組產生的警報信號。另外,微控制單元可判斷底板的參數是否超過門限值,據以選擇性地產生警報信號。 In an exemplary embodiment of the invention, the semiconductor circuit testing device may further include a computer having a second transceiver unit for transmitting optical signals. The computer can be coupled to the control module by using a fiber optic cable, and the fiber optic cable is a transmission interface of the optical signal. In addition, the alarm module can have a second isolation unit coupled to the computer via the second isolation unit, and the computer can receive the alarm signal generated by the alarm module. In addition, the micro control unit can determine whether the parameter of the bottom plate exceeds a threshold value, thereby selectively generating an alarm signal.
於本發明另一示範實施例中,電源模組更可具有脈衝寬度調變單元,脈衝寬度調變單元耦接於變壓器與電源供應器之間,電源供應器提供的電能係為直流電壓,脈衝寬 度調變單元調變直流電壓並輸出至變壓器。此外,電源模組更可具有整流器,整流器耦接於變壓器與底板之間,整流器整流變壓器的輸出電壓並輸出至底板。另外,警報模組所監測的參數可與底板的電壓、溫度、時間或功率相關。 In another exemplary embodiment of the present invention, the power module may further have a pulse width modulation unit, and the pulse width modulation unit is coupled between the transformer and the power supply, and the power supply provided by the power supply is a DC voltage, and the pulse is width The modulation unit modulates the DC voltage and outputs it to the transformer. In addition, the power module may further have a rectifier, the rectifier is coupled between the transformer and the bottom plate, and the output voltage of the rectifier rectifier transformer is output to the bottom plate. In addition, the parameters monitored by the alarm module can be related to the voltage, temperature, time or power of the backplane.
於本發明再一示範實施例中,底板可耦接至少一功能測試器,功能測試器用以執行測試程序,底板受控於電信號以選擇性地驅動功能測試器。此外,底板經由功能測試器耦接待測裝置,功能測試器執行的測試程序係用以檢測待測裝置。 In still another exemplary embodiment of the present invention, the backplane may be coupled to at least one functional tester for performing a test procedure, and the backplane is controlled by an electrical signal to selectively drive the functional tester. In addition, the bottom plate is coupled to the test device via a function tester, and the test program executed by the function tester is used to detect the device to be tested.
綜上所述,本發明實施例提供之半導體電路測試裝置可以利用光隔離的技術,避免控制模組受到電腦的干擾。同時,本發明實施例在微控制單元與底板之間設置第一隔離單元,使得警報模組可以在不影響測試程序的情況下監測半導體電路是否正常。另一方面,本發明實施例的電源模組係設置有變壓器,故能將電源供應器提供的電能耦合至底板。藉此,本發明實施例提供之半導體電路測試裝置可以避免測量待測的半導體電路時產生誤差。 In summary, the semiconductor circuit testing device provided by the embodiment of the present invention can utilize the optical isolation technology to prevent the control module from being interfered by the computer. Meanwhile, in the embodiment of the invention, the first isolation unit is disposed between the micro control unit and the bottom plate, so that the alarm module can monitor whether the semiconductor circuit is normal without affecting the test procedure. On the other hand, the power module of the embodiment of the present invention is provided with a transformer, so that the power provided by the power supply can be coupled to the bottom plate. Thereby, the semiconductor circuit testing device provided by the embodiment of the invention can avoid the error when measuring the semiconductor circuit to be tested.
為使能更進一步瞭解本發明之特徵及技術內容,請參閱以下有關本發明之詳細說明與附圖,但是此等說明與所附圖式僅係用來說明本發明,而非對本發明的權利範圍作任何的限制。 The detailed description of the present invention and the accompanying drawings are to be understood by the claims The scope is subject to any restrictions.
1‧‧‧半導體電路測試裝置 1‧‧‧Semiconductor circuit tester
10‧‧‧控制模組 10‧‧‧Control Module
102‧‧‧第一收發單元 102‧‧‧First transceiver unit
104‧‧‧第一編解碼單元 104‧‧‧First codec unit
12‧‧‧底板 12‧‧‧floor
14‧‧‧警報模組 14‧‧‧Alarm module
142‧‧‧微控制單元 142‧‧‧Micro Control Unit
144‧‧‧第一隔離單元 144‧‧‧First isolation unit
16‧‧‧電源模組 16‧‧‧Power Module
162‧‧‧變壓器 162‧‧‧Transformers
2‧‧‧電源供應器 2‧‧‧Power supply
3‧‧‧半導體電路測試裝置 3‧‧‧Semiconductor circuit tester
30‧‧‧控制模組 30‧‧‧Control Module
302‧‧‧第一收發單元 302‧‧‧First transceiver unit
304‧‧‧第一編解碼單元 304‧‧‧First codec unit
32‧‧‧底板 32‧‧‧floor
322‧‧‧功能測試器 322‧‧‧ functional tester
34‧‧‧警報模組 34‧‧‧Alarm module
342‧‧‧微控制單元 342‧‧‧Micro Control Unit
344‧‧‧第一隔離單元 344‧‧‧First isolation unit
346‧‧‧第二隔離單元 346‧‧‧Second isolation unit
36‧‧‧電源模組 36‧‧‧Power Module
362‧‧‧變壓器 362‧‧‧Transformer
38‧‧‧電腦 38‧‧‧ computer
382‧‧‧第二收發單元 382‧‧‧Second transceiver unit
384‧‧‧第二編解碼單元 384‧‧‧Second codec unit
L1‧‧‧光纖纜線 L1‧‧‧ fiber optic cable
46‧‧‧電源模組 46‧‧‧Power Module
462‧‧‧變壓器 462‧‧‧Transformers
464‧‧‧脈衝寬度調變單元 464‧‧‧ pulse width modulation unit
466‧‧‧整流器 466‧‧‧Rectifier
5‧‧‧待測半導體電路 5‧‧‧Semiconductor circuit to be tested
圖1係繪示依據本發明一示範實施例之半導體電路測試裝置的功能方塊圖。 1 is a functional block diagram of a semiconductor circuit testing device in accordance with an exemplary embodiment of the present invention.
圖2係繪示依據本發明另一示範實施例之半導體電路測試裝置的功能方塊圖。 2 is a functional block diagram of a semiconductor circuit testing device in accordance with another exemplary embodiment of the present invention.
圖3係繪示依據本發明再一示範實施例之電源模組的功能方塊圖。 FIG. 3 is a functional block diagram of a power module according to still another exemplary embodiment of the present invention.
圖4係繪示依據本發明另一示範實施例之底板與功能測試器的功能方塊圖。 4 is a functional block diagram of a backplane and a function tester in accordance with another exemplary embodiment of the present invention.
請參見圖1,圖1係繪示依據本發明一示範實施例之半導體電路測試裝置的功能方塊圖。如圖1所示,半導體電路測試裝置1具有控制模組10、底板(backplane board)12、警報模組14以及電源模組16。控制模組10具有第一收發單元102及第一編解碼單元104,第一編解碼單元104耦接底板12。警報模組14具有微控制單元142及第一隔離單元144,第一隔離單元144耦接於底板12與微控制單元142之間。電源模組16具有變壓器162,變壓器162耦接於底板12以及外部的電源供應器2之間。於一例子中,半導體電路測試裝置1內的所有元件均包裝在同一個外殼之內,而半導體電路測試裝置1透過外接的電纜線接收來自電源供應器2的電能。 Please refer to FIG. 1. FIG. 1 is a functional block diagram of a semiconductor circuit testing apparatus according to an exemplary embodiment of the present invention. As shown in FIG. 1, the semiconductor circuit testing device 1 has a control module 10, a backplane board 12, an alarm module 14, and a power module 16. The control module 10 has a first transceiver unit 102 and a first codec unit 104. The first codec unit 104 is coupled to the backplane 12. The alarm module 14 has a micro control unit 142 and a first isolation unit 144 . The first isolation unit 144 is coupled between the bottom plate 12 and the micro control unit 142 . The power module 16 has a transformer 162 coupled between the bottom plate 12 and the external power supply 2. In one example, all components within the semiconductor circuit test apparatus 1 are packaged within the same housing, and the semiconductor circuit test apparatus 1 receives power from the power supply 2 through an external cable.
控制模組10內的第一收發單元102耦接第一編解碼單元104,第一收發單元102用以接收經由光傳輸的光信號,第一編解碼單元104將光信號轉換成電信號。於實務上,第一收發單元102係為一種光收發器(optical transmitter),用以作為接收端以接收自外部控制端傳來的光信號,而所述光信號係承載有指示底板12的工作模式的控制指令。另外,所述控制端可以為一種具有使用者輸入介面的裝置,使用者可透過所述控制端輸入控制指令。當然,控制端也有可能不需使用者控制,而可以是其他能夠自動產生所述控制指令的相關設備。 The first transceiver unit 102 in the control module 10 is coupled to the first codec unit 104. The first transceiver unit 102 is configured to receive an optical signal transmitted via optical, and the first codec unit 104 converts the optical signal into an electrical signal. In practice, the first transceiver unit 102 is an optical transmitter for receiving the optical signal transmitted from the external control terminal, and the optical signal carries the operation of the indication base plate 12. Mode control instructions. In addition, the control terminal may be a device having a user input interface through which a user can input a control command. Of course, the control terminal may also need no user control, but may be other related devices that can automatically generate the control command.
承接上述,第一編解碼單元104主要的功能在於轉換光信號成為電信號,使得半導體電路測試裝置1內部的元件能夠識別所述電信號。舉例來說,第一收發單元102接收光信號之後,第一編解碼單元104進行光、電信號的轉換 (E/O transform),以還原控制指令成為電信號。藉此,外部的控制端不直接耦接到控制模組10,並使用光隔離的技術,從而能夠避免控制端的電磁雜訊透過傳輸纜線而干擾控制模組10。 In view of the above, the primary function of the first codec unit 104 is to convert the optical signal into an electrical signal so that components within the semiconductor circuit test device 1 can recognize the electrical signal. For example, after the first transceiver unit 102 receives the optical signal, the first codec unit 104 performs conversion of optical and electrical signals. (E/O transform) to restore the control command to become an electrical signal. Thereby, the external control terminal is not directly coupled to the control module 10, and the optical isolation technology is used, so that the electromagnetic noise of the control terminal can be prevented from interfering with the control module 10 through the transmission cable.
請繼續參見圖1,底板12受控於電信號以選擇性地啟動至少一測試程序。於實務上,底板12可以耦接待測的半導體電路,且底板12通常可對應控制著複數個測試程序。從實際操作的角度來看,不同的測試程序表示待檢測的項目不同,若底板12啟動了其中之一的測試程序,即表示底板12正在測試所述待測的半導體電路的特定功能。換句話說,使用者可判斷待測的半導體電路需要進行何種測試,據以輸入特定的控制指令,從而底板12可依據接收到的電信號用來選擇特定的測試程序。 With continued reference to FIG. 1, the backplane 12 is controlled by an electrical signal to selectively initiate at least one test procedure. In practice, the bottom plate 12 can be coupled to the semiconductor circuit under test, and the bottom plate 12 can generally control a plurality of test programs. From a practical point of view, different test programs indicate that the items to be tested are different. If the bottom plate 12 starts one of the test programs, it indicates that the backplane 12 is testing the specific function of the semiconductor circuit to be tested. In other words, the user can determine which test the semiconductor circuit to be tested needs to perform, and input a specific control command, so that the base plate 12 can be used to select a specific test program based on the received electrical signal.
警報模組14具有微控制單元142及第一隔離單元144,微控制單元142經第一隔離單元144監測底板12的至少一參數,以選擇性地產生警報信號。於實務上,警報模組14所監測的參數係與底板12的工作電壓、工作溫度、工作時間或功率相關。舉例來說,警報模組14可隨時都在監測底板12的狀態,當底板12裡的工作溫度過高(可藉由監測風扇的溫度得知),所述溫度的參數可立即經由第一隔離單元144傳送至微控制單元142。微控制單元142可預設有一個檢測表單,當溫度的參數超過所述檢測表單中紀錄的門限值時,微控制單元142便會產生警報信號警示半導體電路測試裝置1處在異常狀態,從而使用者可以即時停止測試程序或進行故障排除的步驟。另一例子中,當底板12裡的工作電壓超過所述檢測表單中紀錄的門限值時,微控制單元142同樣也會產生警報信號警示半導體電路測試裝置1處在異常狀態,從而使用者可以即時停止測試程序或進行故障排除的步驟。當然,本實施例並不限制半導體電路測試裝置1必須由使用者控制,當微控制單元142判斷半導體電路測試裝置1 處在異常狀態時,半導體電路測試裝置1也可經由回授控制而自行停止測試程序或進行故障排除的步驟。 The alarm module 14 has a micro control unit 142 and a first isolation unit 144. The micro control unit 142 monitors at least one parameter of the base plate 12 via the first isolation unit 144 to selectively generate an alarm signal. In practice, the parameters monitored by the alarm module 14 are related to the operating voltage, operating temperature, operating time, or power of the backplane 12. For example, the alarm module 14 can monitor the state of the bottom plate 12 at any time. When the operating temperature in the bottom plate 12 is too high (which can be known by monitoring the temperature of the fan), the temperature parameter can be immediately passed through the first isolation. Unit 144 is passed to micro control unit 142. The micro control unit 142 may be pre-configured with a detection form. When the temperature parameter exceeds the threshold value recorded in the detection form, the micro control unit 142 generates an alarm signal to alert the semiconductor circuit testing device 1 to an abnormal state, thereby using You can stop the test program or perform troubleshooting steps immediately. In another example, when the operating voltage in the bottom plate 12 exceeds the threshold value recorded in the detection form, the micro control unit 142 also generates an alarm signal to alert the semiconductor circuit testing device 1 to an abnormal state, so that the user can immediately Stop the test procedure or troubleshoot the steps. Of course, this embodiment does not limit the semiconductor circuit testing device 1 to be controlled by the user. When the micro control unit 142 determines the semiconductor circuit testing device 1 When in an abnormal state, the semiconductor circuit test apparatus 1 can also stop the test procedure or perform the troubleshooting step by itself via the feedback control.
為了避免警報模組14在監測或者產生警報信號時,干擾底板12的測試程序。因此,本實施例提出第一隔離單元144的設計,電磁信號僅能從底板12傳遞到微控制單元142,而無法從微控制單元142傳遞到底板12。以實際的例子來說,第一隔離單元144可以是一種隔離放大器(isolated amplifier)或者其他適當的隔離元件。由前述的例子可知,微控制單元142必須經過第一隔離單元144才能監測底板12的參數,即微控制單元142與底板12之間應有電路上的隔離效果,從而避免警報模組14的電磁雜訊透過干擾底板12。 In order to prevent the alarm module 14 from interfering with the test procedure of the base plate 12 while monitoring or generating an alarm signal. Therefore, the present embodiment proposes the design of the first isolation unit 144, the electromagnetic signal can only be transmitted from the bottom plate 12 to the micro control unit 142, and cannot be transferred from the micro control unit 142 to the bottom plate 12. In a practical example, the first isolation unit 144 can be an isolated amplifier or other suitable isolation element. It can be seen from the foregoing examples that the micro control unit 142 must pass through the first isolation unit 144 to monitor the parameters of the bottom plate 12, that is, the circuit isolation effect between the micro control unit 142 and the bottom plate 12, thereby avoiding the electromagnetic of the alarm module 14. The noise passes through the interference floor 12.
電源模組16耦接於底板12以及電源供應器2之間,電源模組16中的變壓器162係用以將電源供應器2的電能耦合至底板12。於實務上,電源模組16用以接收外部電力,使得底板12能夠正常運作。此外,變壓器162係具有電路上的隔離效果,本實施例舉出的變壓器162可避免電源供應器2的電磁雜訊透過電源模組16干擾底板12。 The power module 16 is coupled between the bottom plate 12 and the power supply 2, and the transformer 162 in the power module 16 is used to couple the power of the power supply 2 to the bottom plate 12. In practice, the power module 16 is configured to receive external power so that the base plate 12 can operate normally. In addition, the transformer 162 has an isolation effect on the circuit. The transformer 162 of the embodiment can prevent the electromagnetic noise of the power supply 2 from interfering with the bottom plate 12 through the power module 16.
於本發明另一個示範實施例中,半導體電路測試裝置更可具備有整合在一起的控制端。請參見圖2,圖2係繪示依據本發明另一示範實施例之半導體電路測試裝置的功能方塊圖。如圖2所示,半導體電路測試裝置3具有控制模組30、底板32、警報模組34、電源模組36以及電腦38。在此,控制模組30、底板32與電源模組36大致上與圖1的實施例相同,本實施例在此不予贅述。與圖1實施例不同的是,電腦38和控制模組30可透過光纖纜線L1相連接,且電腦38中具有第二收發單元382以及第二編解碼單元384。第二編解碼單元384係用以將使用者輸入的控制指令(電信號)轉換成光信號,而第二收發單元382係用以將光信號傳送至光纖纜線L1。藉此,第一收發單元302與第二收發單元382可透過光纖纜線L1傳遞光信號,避免電腦38的電磁雜訊透過光纖 纜線L1而干擾控制模組30。 In another exemplary embodiment of the present invention, the semiconductor circuit testing device is further provided with a control terminal integrated together. Referring to FIG. 2, FIG. 2 is a functional block diagram of a semiconductor circuit testing device according to another exemplary embodiment of the present invention. As shown in FIG. 2, the semiconductor circuit testing device 3 has a control module 30, a bottom plate 32, an alarm module 34, a power module 36, and a computer 38. Here, the control module 30, the bottom plate 32, and the power module 36 are substantially the same as the embodiment of FIG. 1. This embodiment is not described herein. Different from the embodiment of FIG. 1 , the computer 38 and the control module 30 can be connected through the optical fiber cable L1 , and the computer 38 has a second transceiver unit 382 and a second codec unit 384 . The second codec unit 384 is configured to convert a control command (electrical signal) input by the user into an optical signal, and the second transceiver unit 382 is configured to transmit the optical signal to the optical fiber cable L1. Thereby, the first transceiver unit 302 and the second transceiver unit 382 can transmit optical signals through the optical fiber cable L1, so as to prevent the electromagnetic noise of the computer 38 from passing through the optical fiber. The cable L1 interferes with the control module 30.
此外,警報模組34可具有微控制單元342、第一隔離單元344以及第二隔離單元346。警報模組34中的第二隔離單元346耦接至電腦38。於實務上,警報模組34與電腦38之間仍需要適當的隔離以避免警報模組34受電磁雜訊的干擾。在此實施例中,警報模組34會經由第二隔離單元346將監測底板32的結果,或者將警報信號回傳給電腦38。從而電腦38可紀錄待測的半導體電路的各項參數,且當有警報信號時,使用者也可以透過電腦38停止測試程序或進行故障排除的步驟。 In addition, the alarm module 34 can have a micro control unit 342, a first isolation unit 344, and a second isolation unit 346. The second isolation unit 346 in the alarm module 34 is coupled to the computer 38. In practice, proper isolation between the alarm module 34 and the computer 38 is still required to prevent the alarm module 34 from being disturbed by electromagnetic noise. In this embodiment, the alarm module 34 will monitor the results of the backplane 32 via the second isolation unit 346 or pass back an alarm signal to the computer 38. Thus, the computer 38 can record various parameters of the semiconductor circuit to be tested, and when there is an alarm signal, the user can also stop the test procedure or perform troubleshooting steps through the computer 38.
請注意,本實施例所述的電腦38並不限定為個人電腦,實際上,任何有運算能力或具操作介面的電子設備都應符合本實施例對於電腦38的描述,於所屬技術領域具有通常知識者可以用行動電話、PDA、工作站或者其他設備進行替換。 Please note that the computer 38 described in this embodiment is not limited to a personal computer. In fact, any electronic device having computing power or an operation interface should conform to the description of the computer 38 in this embodiment, and is generally in the technical field. Knowledgers can be replaced with a mobile phone, PDA, workstation or other device.
於本發明再一個示範實施例中,電源模組更可具備有脈衝寬度調變單元、變壓器以及整流器。請參見圖3,圖3係繪示依據本發明再一示範實施例之電源模組的功能方塊圖。如圖3所示,電源模組46耦接到電源供應器2,當電源供應器2提供的是直流電時,電源模組46應對應有直流對直流的電力傳輸架構。在此,電源模組46中的脈衝寬度調變單元464可以接收來自電源供應器2的直流形式的輸入電壓,並轉換成交流形式的輸入電壓。變壓器462便可將一次側(first side)的交流形式的輸入電壓耦合至二次側(second side)。接著,整流器466再將變壓器462的輸出電壓整流成具有適當工作電壓的直流電,使得圖2中的底板32仍然可使用直流電供應電力。 In still another exemplary embodiment of the present invention, the power module may further include a pulse width modulation unit, a transformer, and a rectifier. Please refer to FIG. 3. FIG. 3 is a functional block diagram of a power module according to still another exemplary embodiment of the present invention. As shown in FIG. 3, the power module 46 is coupled to the power supply 2. When the power supply 2 provides direct current, the power module 46 should correspond to a DC-to-DC power transmission architecture. Here, the pulse width modulation unit 464 in the power module 46 can receive the input voltage in the form of a direct current from the power supply 2 and convert it into an input voltage in the form of an alternating current. Transformer 462 can couple the input voltage in the form of a first side of the alternating current to the secondary side. Next, the rectifier 466 rectifies the output voltage of the transformer 462 to a direct current having an appropriate operating voltage so that the backplane 32 of FIG. 2 can still supply power using direct current.
以實際的操作例子來看,請一併參見圖2與圖4,圖4係繪示依據本發明另一示範實施例之底板與功能測試器的功能方塊圖。如圖所示,前述實施例說明了底板32可受 控於電信號以選擇性地啟動至少一測試程序。於實務上,底板32可以耦接複數個功能測試器322,每個功能測試器322可對應執行一個測試程序。也就是說,底板32可受控於電信號致能特定的功能測試器322以執行特定的測試程序。在此,待測的半導體電路5係耦接所述多個功能測試器322,以接受這些功能測試器322的測試。於一個例子中,功能測試器322又可為一種功能測試卡,可插拔地連接在底板32上。所述多個功能測試器322耦接到一個測試板(未繪示於圖式),而待測的半導體電路5安設於測試板上。藉此,當待測的半導體電路5測試完畢之後,使用者或自動化設備可在測試板上更換一個新的待測的半導體電路5,以進行批次的測試。 For a practical operation example, please refer to FIG. 2 and FIG. 4 together. FIG. 4 is a functional block diagram of a baseboard and a function tester according to another exemplary embodiment of the present invention. As shown, the foregoing embodiment illustrates that the base plate 32 is subject to The electrical signal is controlled to selectively initiate at least one test procedure. In practice, the backplane 32 can be coupled to a plurality of functional testers 322, and each functional tester 322 can execute a test program correspondingly. That is, the backplane 32 can be controlled by electrical signals to enable a particular functional tester 322 to perform a particular test procedure. Here, the semiconductor circuit 5 to be tested is coupled to the plurality of functional testers 322 to accept the tests of the functional testers 322. In one example, functional tester 322, in turn, can be a functional test card that is pluggably coupled to backplane 32. The plurality of functional testers 322 are coupled to a test board (not shown), and the semiconductor circuit 5 to be tested is mounted on the test board. Thereby, after the semiconductor circuit 5 to be tested is tested, the user or the automation device can replace a new semiconductor circuit 5 to be tested on the test board for batch testing.
綜上所述,本發明實施例提供之半導體電路測試裝置可以利用光隔離的技術,避免控制模組受到電腦的干擾。同時,本發明實施例在微控制單元與底板之間設置第一隔離單元,使得警報模組可以在不影響測試程序的情況下監測半導體電路是否正常。另一方面,本發明實施例的電源模組係設置有變壓器,故能將電源供應器提供的電能耦合至底板。藉此,本發明實施例提供之半導體電路測試裝置可以避免測量待測的半導體電路時產生誤差。 In summary, the semiconductor circuit testing device provided by the embodiment of the present invention can utilize the optical isolation technology to prevent the control module from being interfered by the computer. Meanwhile, in the embodiment of the invention, the first isolation unit is disposed between the micro control unit and the bottom plate, so that the alarm module can monitor whether the semiconductor circuit is normal without affecting the test procedure. On the other hand, the power module of the embodiment of the present invention is provided with a transformer, so that the power provided by the power supply can be coupled to the bottom plate. Thereby, the semiconductor circuit testing device provided by the embodiment of the invention can avoid the error when measuring the semiconductor circuit to be tested.
藉由以上較佳具體實施例之詳述,係希望能更加清楚描述本發明之特徵與精神,而並非以上述所揭露的較佳具體實施例來對本發明之範疇加以限制。相反地,其目的是希望能涵蓋各種改變及具相等性的安排於本發明所欲申請之專利範圍的範疇內。 The features and spirit of the present invention will be more apparent from the detailed description of the preferred embodiments. On the contrary, the intention is to cover various modifications and equivalents within the scope of the invention as claimed.
1‧‧‧半導體電路測試裝置 1‧‧‧Semiconductor circuit tester
10‧‧‧控制模組 10‧‧‧Control Module
102‧‧‧第一收發單元 102‧‧‧First transceiver unit
104‧‧‧第一編解碼單元 104‧‧‧First codec unit
12‧‧‧底板 12‧‧‧floor
14‧‧‧警報模組 14‧‧‧Alarm module
142‧‧‧微控制單元 142‧‧‧Micro Control Unit
144‧‧‧第一隔離單元 144‧‧‧First isolation unit
16‧‧‧電源模組 16‧‧‧Power Module
162‧‧‧變壓器 162‧‧‧Transformers
2‧‧‧電源供應器 2‧‧‧Power supply
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102106855A TWI491888B (en) | 2013-02-27 | 2013-02-27 | Semiconductor circuit testing device capable of isolating signal interference |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102106855A TWI491888B (en) | 2013-02-27 | 2013-02-27 | Semiconductor circuit testing device capable of isolating signal interference |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201433798A true TW201433798A (en) | 2014-09-01 |
TWI491888B TWI491888B (en) | 2015-07-11 |
Family
ID=51942938
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW102106855A TWI491888B (en) | 2013-02-27 | 2013-02-27 | Semiconductor circuit testing device capable of isolating signal interference |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI491888B (en) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7231152B2 (en) * | 2002-04-08 | 2007-06-12 | Silicon Communications Technology Co., Ltd. | Infrared remote control receiver (IRCR) having semiconductor signal processing device therein |
TWI291562B (en) * | 2005-06-14 | 2007-12-21 | Wen-Chi Chen | Structure of probe needle for avoiding noise interference of semiconductor test board |
KR20120104812A (en) * | 2011-03-14 | 2012-09-24 | 삼성전자주식회사 | Semiconductor wafer testing system and method |
JP5611906B2 (en) * | 2011-08-12 | 2014-10-22 | 株式会社東芝 | Semiconductor device, inspection method thereof and transmission circuit |
CN102353831A (en) * | 2011-09-08 | 2012-02-15 | 天津理工大学 | Geomagnetic storm detection and early warning system for protecting safe running of power grid |
CN202502212U (en) * | 2011-12-28 | 2012-10-24 | 佛山市联动科技实业有限公司 | Testing system for discrete semiconductor device |
-
2013
- 2013-02-27 TW TW102106855A patent/TWI491888B/en active
Also Published As
Publication number | Publication date |
---|---|
TWI491888B (en) | 2015-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7032049B2 (en) | Process control communication line failure detection and failure location identification by handheld maintenance tool | |
CN105765887B (en) | For detecting the system and method for Dynamic Signal interference during data packet signal transceiver is tested | |
KR101708992B1 (en) | Diagnostic system and method for home appliance | |
TW201346538A (en) | Testing device and method for power on and off | |
CN107024628B (en) | Testing device and alternating current power supply detection method thereof | |
KR102617844B1 (en) | System, master test device, slave test device and method for testing power wireless power transmission equipment having a plurality of wireless power transmitters | |
KR101718222B1 (en) | Diagnostic system and method for home appliance | |
CN207964970U (en) | A kind of wireless charger ageing tester | |
TWI470235B (en) | Testing device for testing semiconductor circuit and converting module thereof | |
TWI491888B (en) | Semiconductor circuit testing device capable of isolating signal interference | |
KR20160041691A (en) | Testing device and method for radiated immunity testing of pressure sensor | |
US20120224614A1 (en) | Differential signal transmission circuit, disk array controller, and differential signal transmission cable | |
CN104035020A (en) | Semiconductor circuit testing device capable of isolating signal interference | |
US10234489B2 (en) | Method for managing assembling process of electrical product | |
JP2014016195A (en) | Electromagnetic interference noise measuring method | |
TWI760611B (en) | Burn-in testing machine having monitoring device and monitoring method thereof | |
KR102085731B1 (en) | Interconnection Evaluation System for Switchboard | |
KR20120064486A (en) | Apparatus and method for remote controlling of handler, and system for controlling the testing of semiconductor film adapted the same | |
KR102431160B1 (en) | System and method for monitoring light intensity | |
US20130285689A1 (en) | Method for detecting working state of i/o pins of electronic components | |
KR100777222B1 (en) | Apparatus for controlling the power of the wafer burn-in system | |
KR100325159B1 (en) | Using Optical Transmission System a Device for ElectroMagnetic Susceptibility | |
KR20210078591A (en) | A Transmitter and Receiver Test Device for Underwater Communication | |
CN118783887A (en) | Fault detection method, device and system of photovoltaic system and photovoltaic system | |
TW202002574A (en) | Method for verifying wireless transceiver |