TW201208036A - A multi-chip module - Google Patents
A multi-chip module Download PDFInfo
- Publication number
- TW201208036A TW201208036A TW099127166A TW99127166A TW201208036A TW 201208036 A TW201208036 A TW 201208036A TW 099127166 A TW099127166 A TW 099127166A TW 99127166 A TW99127166 A TW 99127166A TW 201208036 A TW201208036 A TW 201208036A
- Authority
- TW
- Taiwan
- Prior art keywords
- pin
- electrically connected
- chip
- top surface
- chip module
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
- H01M10/425—Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
- H01M10/44—Methods for charging or discharging
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
- H01M10/00—Secondary cells; Manufacture thereof
- H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
- H01M10/48—Accumulators combined with arrangements for measuring, testing or indicating the condition of cells, e.g. the level or density of the electrolyte
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/10—Energy storage using batteries
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Secondary Cells (AREA)
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
Description
201208036 六、發明說明: 【發明所屬之技術領域】 一種多晶片模組,尤指一種可應用在SOT26封裝以及 内,有功率金氧半電晶體(POWER M0SFET)的多晶片模組, 該多晶片模組作為單節鋰電池的保護電路。 、、 【先前技術】 ^圆矛一圖為傳統單節鋰電池裝置示意圖。 電絲置1係有各種賴機構存在
充電過度,其中便可能會有強烈之放二^ 二=火災_生將會增加。目前市面 電池芯1〇加上單節_池保護; 12上的裝置1中,單節_也保護板 〜電路用末防止早賴電池芯1{)充電過度。 早即鐘電池保護板12主要是由幾顆電阻r c以及-顆料_池保護IG 12()搭配 晶體1C 122焊接在一電路_ 、’'氧半電 氧半電晶體請包==成,其中功率金 、M2。在單節购置〗=口:〇戰 保護KM20的致能,功率金氧半電晶體鐘電池
,氧半電晶體m係可防止電流自單節鐘電 出,另一個功率金氧半電晶體^ 10々丨L 電池芯10内。單節鐘電池褒置〗n °〜止電流流進單節鐘 通常採用小外型晶體管(咖6胁=鋰電池保㈣120 體1C 122通常採用Tss⑽封“〖。成,功率金氧半電晶 另外,市面上也有内建功率 ^ 池保護1C’而這種二合一的單:電晶體 保禮1C採用TSS0P8 5/18 201208036 與MS0P8而成。然而,採用TSS0P8封裝的單節鋰電池保 1C’其體積相當龐大(長X寬X高約為 0. 92mm),如此龐大的封裴體積不能符合輕薄短小的產。机 計目標。 "口口又 【發明内容】 有鑑於此,本發明提供一種利用小外型晶體管(^&11
Outline Transistor 26 ; SOT 26)封裝而成之多晶片模組 ,多晶片模組為-種喊有功率金氧半電晶體的單節 池保護積體電路(1C)。 依據一實施例,本發明之多晶片模組包括:一 架、一電力開關晶片及一電池保護晶片。 接腳框架具有一晶片置放區、一第一接腳、一第二接 腳、-第三接腳、-第四接腳、—第五接腳及—第六接腳 ’其中,第二接腳與第五接腳電連接於晶片置放區,盆餘 接腳各自電性隔離設置。電力開關晶片之—第—底面電性 連接地設置於晶片置放區上,以及,電力開關晶片之一第 -頂面電性連接第-接腳與第三接腳。電池保護晶片之一 第二底面電性隔離地設置在電力開關晶片之第—頂面之局 部區域,以及,電池保護晶片之―第二頂面電性連接電力 開關晶片之第-頂面、第-接腳、第四接腳以及第六接腳 〇 依據另-實施例,本發明之多晶片模組中,電池保護 晶片的設置位置可以從前述實施例的電力開關晶片之第一 頂面之局部區域上,改為電性隔離地設置在晶片置放區上 0 综上所述’本發明的實施例的多晶片模組為—種内建 6/18 201208036 功率金氧半電騎的單節裡電池保護ic,其係採用·26
封裝而成(體積的長X寬X高約為2 95咖χ 156丽X U 1腦)。因此,本發明的實施例的多晶片模組藉由小外型 晶體,SQT 26封裳來達到降低成本的需求,並使得此二合 一的多晶片模組能夠輕薄短小,在市場上更具優勢。σ 【實施方式] ^ 參照第二A圖,第二A圖為本發明之一實施例之多晶 ^模組的腳位配置示意圖。多晶片模組2採用小外型晶^ 官(Small 〇utline Transistor 26 ; S0T 26)封裝而成,其 係具有6根接腳,本實施例中,該6根接腳的功能定義分 別為:第一接腳PIN1為一共同接地接腳(GND),第二接腳 PIN2與第五接腳PIN5為一共同汲極接腳(D12),第三接腳 PIN3為一負載接腳(BATN),第四接腳piN4為一過電流偵 測接腳(CS) ’第六接腳piN6為一電池電壓偵測接腳(vcc )0 另外,參照第二B圖。第二β圖為本發明之另一實施 幻之夕曰曰片核組的腳位配置不意圖。本發明另一實施例之 多晶片模組2的腳位配置,其β根接腳的功能可以定義為 •第一接腳ΡΙΝΙ為一負載接腳(ΒΑΤΝ),第二接腳ΡΙΝ2與 第五接腳ΡΙΝ5為一共同汲極接腳(D12),第三接腳ΡΙΝ3 為一共同接地接腳(GND),第四接腳pi]\f4為一電池電屢债
測接腳(VCC) ’第六接腳ι>ΐΝ6為一過電流偵測接腳(CS )° 配合第二Α圖’參考第三圖。第三圖為本發明之一實 施例之多晶片模組之應用電路示意圖。在應用上,多晶片 模組2可以連同一單節鐘電池芯3、幾顆電阻Rl、R2及電 7/18 201208036 容c可以被焊接在―電路板(未標示)上,以組成—單節鐘電 池裝置(未標示)。如第三圖所示,多晶片模組2的第三接 腳PIN3與第四接腳PIN4之間可以連接電阻取,作為電流 偵測之用途。另外’第一接腳ΡΙΝΙ與第六接腳PIN6之間 連接電阻ΪΠ、電容C與單節㈣池芯3,以從單節裡電池 芯3取得工作電壓。
前述中,本實施例採用小外型晶體管(SmaU
Tractor 26 ; SOT 26)封裝而成的多晶片模組2係提供
了輕薄短小的封裝體積,進而提昇f路板鮮節鐘電池裝 置整體的使用空間。
參考第四A圖。第四A圖為本發明之一實施例之電池 保護晶片的腳位配置示意圖。電池保護晶片2〇具有一頂面 2〇2與一底面2〇4,其中電池保護晶片2〇之頂面2〇2具有 一過充電控制輸出墊片〇C、一過放充電控制輸出墊片〇D 、工作電壓輸入墊片1VCC、一接地墊片GND及一電流 檢測塾片CS。另外,第四B圖為本發明之另一實施例之電 池保護晶片的腳位配置示意圖。電池保護晶片3〇具有一頂 面302與一底面304,其中電池保護晶片30之頂面3〇2具 有一過充電控制輸出墊片〇C、一過放充電控制輸出墊片 〇D、一工作電壓輸入塾片VCC、一接地塾片gnd及一電 流檢測墊片CS。 參考第五A圖。第五A圖為本發明之一實施例之電力 開關晶片的腳位配置示意圖。電力開關晶片22具有一頂面 222與一底面224,其中電力開關晶片22具有二個功率金 氧半電晶體(POWER M0SFET)。電力開關晶片22之底面224 為該二個功率金氧半電晶體之汲極共同接點(common 8/18 201208036 dram),同時,電力開關晶片22之頂面222具有—第一源 才f區域22卜一第一閘極區域225、一第二源極區域223及 第一閘極區域227。第五B圖為本發明之另一實施例之電 力開關晶片的腳位配置示意圖。電力開關晶片32具有一頂 面^22與-底面324,其中電力開關晶片32具有二個功率 金氧半電晶體(p〇WER M〇SFET)。電力開關晶片32之底面⑽
• 個力率金氧半電晶體之及極共同接點(common drah〇’同時,電力開關晶片&之頂面322具有一第一源 極區域321、-第-閘極區域325、_第二源極區域323及 一第二閘極區域327。 —配合第二A圖、第四a圖及第五㈣,參考第六Affil ^六A圖為本發明之—實補之多日日日^社封裝架構 不意圖。多晶片模組2包括一接腳框架2卜一電力開關晶 片22及-電池保護晶片2〇。其中,接腳框架21具有一晶 片置放區21卜-第一接腳piN1、_第二接腳piN2、__第 j接腳PIN3、一第四接腳聰、—第五接腳腦及一第 接腳PIN6其中’第一接腳pIN2與第五接腳p聰電連 接於晶>1置放區211 ’其餘接腳PIN1、pm3、piN4、piN6 各自電性隔離設置。 電力開關晶片22之底面224電性連接地設置於晶片置 放區211上,且電力開關晶片2 2之頂面222電性連 接腳ΡΙΝΙ與第三接腳ΡΙΝ3β其中,電力開關晶片a之底 面224係透過導電膠與晶片置放區211電性連接。_ 電力開關晶片22之頂面222上的第一源極區域221透 與第三接腳酬電性連接’第二源極區域223則透過導 線與第一接腳ΡΙΝΙ電性連接。 9/18 201208036 電池保護晶片20之底面204電性隔離地設置在電力開 關晶片22之頂面222之局部區域上,同時,電池保護晶片 2〇之頂面202則是電性連接於電力開關晶片22之頂面I。 、第-接腳pim、第四接腳PIN4以及第六接腳piN6。其 中,電池賴晶# 20係透魏轉設置在電力開關晶片22 之頂面222局部區域上。 同時,電池保護晶片20之頂面2〇2上的過充電控制輸 出塾片OC透過導線電連接於f力開關晶片22之頂面222 上的第-閘極區域225。而,過放充電控制輸出塾片〇D則 是透過導線電連接於電力開關晶片22之頂面222上的第二 閘極區域227。而,工作電壓輸入墊片vcc則是透過導線 電連接於接雜架21的第六接腳PIN6。而,f流檢測塾片 cs則是透過導線電連接於接腳枢架21的第四接腳p腿。 另和接地M GND可以透過導線電連接於接腳框架21 的第-接腳ΡΙΝΙ,或者,可以經由電力關晶片22之頂面 222上的第二源極區域223電連接於接腳框架21的第一接 腳ΡΙΝΙ (如第六Β圖所示)。 ,合第六Α圖,請參考第七a圖。第七Α圖為本發明 之一實施例之多晶片模組之封裝架構示意圖。第七A圖所 示之實施例之多晶片模組3與前述第六a圖所示之實施例 之多晶片模組2差異處在於:多晶片模組3之一電池保護 晶片30與一電力開關晶片32皆設置在接腳框架31的晶片 置放區311上。 配合第一 A圖、第四β圖及第五β圖,參考第七a圖 。其中,電力開關晶片32之底面324係電性連接地設置於 晶片置放區311上,而電力開關晶片32之頂面322的第一 10/18 201208036 源極區域321與第二源極區域323則分別電性連接於接腳 框架31之第三接腳piN3與第一接腳ρινί。 另外,電池保護晶片30之底面304則是電性隔離地設 置晶片置放區311上,而電池保護晶片3〇之頂面3〇2的過 充電控制輸出墊片OC與過放充電控制輸出墊片〇D則分別 電連接於電力開關晶片32之頂面322之第一閘極區域325 與第二閘極區域327。以及’電池保護晶片30之頂面302 的電流檢測墊片cs與工作電壓輸入墊片vcc則分別電連 • 接於接腳框架31的第四接腳PIN4與第六接腳PIN6。另外 ,電池保護晶片30之頂面302的接地墊片GND則電連接 於接腳框架31的第一接腳舰’或者,經由電力開關晶片 2之頂面322上的第一源極區域323冑連接於接聊框架 的第一接腳ΡΙΝΙ (如第七3圖所示)。 配合第六Α圖’參考第八Α圖。第八Α圖為本發明之 -實施例之多晶片模組之封裝架構示意圖。m圖所示 之實施例之多晶片模組2’與前述第六A圖所示之實施例之 _ h日片她2差異處在於:第A圖所示之電池保護晶片 各塾片的設置位置與第六A圖所示的各塾片的設置位 置為一種鏡射(mirror)配置的關係。 如第八A圖所示,電池保護晶片2()之過充電控制輸出 〇c透過導線電連接於電力關晶片22之第二問極區 吐27。而’過放充電控制輸出塾片〇D㈤是透過導線電連 ,電力開關晶片22之第—閘極區域奶。工作電壓輸入 ptm」VCC則是透過導線電連接於接腳框架21㈣四接腳 =電錄測w cs岐輕導線電連麟接腳框架 、/、接腳PIN6。另外’接地墊片GND可以透過導線 11/18 201208036 電連接於接腳框架21的第三接腳piN3,或者,可以經由電 力開關晶片22的第一源極區域221電連接於接腳框架21 的第三接腳PIN3 (如第八B圖所示)。前述中,第八a圖 與第八B圖所示之多晶 >;做2’,其腳位配置如第二β圖 所不。配合第七Α圖’參考第九Α圖。第九a圖為本發明 之一實施例之多晶片模組之封裝架構示意圖。第九A圖所 不之實施例之多晶片模組3,與前述第七人圖所示之實施例 之多晶片模組3差異處在於:第九A圖所示之電池保護晶 片30上各塾片的汉置位置與第七α圖所示的各墊片的設置 位置為一種鏡射(mirror)配置的關係。 如第九A圖所示,電池保護晶片3〇的過充電控制輸出 墊片0C電連接於電力開關晶片32之第二閘極區域犯7,過 放充電控制輸出墊片0D電連接於電力開關晶片32之第一 閘極區域325。以及,電池保護晶片3〇之電流檢測塾片cs 電連接於接腳框架31的第六接腳pin6,工作電壓輸入墊片 VCC電連接於接腳框架31的第四接腳piN4。另外,電池保 濩曰曰片30之接地墊片GND電連接於接腳框架31的第三接 腳PIN3,或者,經由電力開關晶片32的第一源極區域32j 電連接於接腳框架31的第三接腳PIN3 (如第九B圖所示 )。剞述中,第九A圖與第九β圖所示之多晶片模組3,, 其腳位配置如第二Β圖所示。 综上所述,本發明的實施例的多晶片模組為一種内建 功率金氧半電晶體的單節裡電池保護1C,其係採用 封裝而成(體積的長X寬X高約為2.95n]m x 156mm χ l.llimn)。因此,本發明的實施例的多晶片模組藉由小外型 晶體管SOT 26封裝來達到降低成本的需求,並使得此二合 12/18 201208036 一的多晶片模組能夠輕薄短小,在市場上更具優勢。 惟,以上所述,僅為本發明最佳之一的具體實施例之 詳細說明與圖式,任何熟悉該項技藝者在本發明之領域内 ,可輕易思及之變化或修飾皆可涵蓋在以下本案之專利範 圍。 【圖式簡單說明】 第一圖為傳統單節鋰電池裝置示意圖。 第二A圖為本發明之一實施例之多晶片模組的腳位配 置示意圖。 第二B圖為本發明之另一實施例之多晶片模組的腳位 配置示意圖。 第三圖為本發明之一實施例之多晶片模組之應用電路 示意圖。 第四A圖為本發明之一實施例之電池保護晶片的腳位 配置示意圖。 第四B圖為本發明之另一實施例之電池保護晶片的腳 位配置示意圖。 第五A圖為本發明之一實施例之電力開關晶片的腳位 配置示意圖。 第五B圖為本發明之另一實施例之電力開關晶片的腳 位配置示意圖。 第六A圖為本發明之一實施例之多晶片模組之封裝架 構示意圖。 第六B圖為本發明之一實施例之多晶片模組之封裝架 構示意圖。 第七A圖為本發明之一實施例之多晶片模組之封裝架 13/18 201208036 構示意圖。 第七B圖為本發明之一實施例之多晶片模組之封裝架 構示意圖。 第八A圖為本發明之一實施例之多晶片模組之封裝架 構示意圖。 第八B圖為本發明之一實施例之多晶片模組之封裝架 構示意圖。 第九A圖為本發明之一實施例之多晶片模組之封裝架 構示意圖。 第九B圖為本發明之一實施例之多晶片模組之封裝架 構示意圖。 【主要元件符號說明】 習知:
單節鋰電池裝置1 單節鋰電池芯10 單節鋰電池保護板12 電阻Rl、R2 電容C 單節鋰電池保護1C 120 功率金氧半電晶體1C 122 功率金氧半電晶體(POWER M0SFET)M1、M2 本發明: 多晶片模組2、2’ 、3、3’ 第一接腳ΡΙΝΙ 第二接腳ΡΙΝ2 第三接腳ΡΙΝ3 14/18 201208036
第四接腳PIN4 第五接腳PIN5 第六接腳PIN6 單節鋰電池芯3 電阻Rl、R2 電容C 電池保護晶片2 0、3 0 頂面 202、302 底面 204、304 過充電控制輸出墊片OC 過放充電控制輸出墊片OD 工作電壓輸入墊片VCC 接地墊片GND 電流檢測塾片CS 電力開關晶片22、32 頂面 222、322 底面 224、324 第一源極區域221、321 第一閘極區域225、325 第二源極區域223、323 第二閘極區域227、327 接腳框架21、31 晶片置放區211、311 15/18
Claims (1)
- 201208036 七 申5月專利範圍: 1. 一種多晶片模組,包括: -接腳框架,具有—晶片置放區、—第—接腳、一第 j腳、-第三接腳、—第四接腳、1五接腳及 第六接腳’其中’該第二接腳與該第五接腳電連 接於該⑸置放11,其餘接腳各自電'H隔離設置; 一電力開關晶片,具有-第-頂面與-第-底面,其 中’該第—底面·連接地設置霞晶片置放區I ’該第-頂面電性連接該第—接腳與該第三接腳; 及 -電池保護晶片’具有-第二頂面與一第二底面,該 第二底面電性隔離地設置在該第—頂面之局部區域 ,該第二頂面電性連接該第—頂面、該第一接腳、 該第四接腳以及該第六接腳。 2. 如申請專娜圍第1項所述之多晶片模組,其中該電力 開關晶片具有二個功率金氧半電晶體⑽ER聰㈣, 且遠第-底面為該二個功率金氧半電晶體之汲極共同 接點(common drain),該電力開關晶片之第一頂面具有 第閘極區域、一第二閉極區域、一第一源極區域及 -第-源極區域’該第—源極區域電連接於第三接腳, 該第二源極區域電連接於該第一接腳。 3. 如申請專利範圍第2項所述之多晶片模組,其中該電池 保護晶片之該第二頂面具有—過充電控制輸出塾片、一 過放充電控制輸出塾>j、―卫作雜輸人墊片、一接地 墊片及一電流檢測墊片。 4. 如申請專利翻第3項所述之多晶片餘,其中該過充 16/18 201208036 電控制輸出墊片電連接於該第一閘極區域;該過放充電 控制輸出墊片電連接於該第二閘極區域;該工作電壓輸 入塾片電連接於該第六接腳;該電流檢測墊片電連接於 該第四接腳;該接地墊片直接電連接於該第一接腳或經 由該第二源極區域電連接於該第一接腳。5.如申請專利範圍第4項所述之多晶片模組,其中該第一 接腳為一共同接地接腳;該第二接腳為一共同汲極接腳 ,5玄第二接腳為一負載接腳、該第四接腳為一過電流偵 測接腳;該第五接腳為一共同汲極接腳;該第六接腳為 一電池電壓偵測接腳。 6·如申請專利範圍第1項所述之多晶片模組,其中該多晶 片模組係利用小外型晶體管(S0T 26)封裝而成。 7. —種多晶片模組,包括: 一接腳框架,具有—晶片置放區、—第—接腳、一第 ^接H三接腳、—第四接腳、—第五接腳及 一第六接腳,其巾’該第二接腳與該第五接腳電連 接於該晶片置放區,其餘接腳各自f性隔離設置; -:力開關晶片,具有一第一頂面與一第—底面,其 第底面電性連接地設置於該晶片置放區上 及該第-頂面電性連接該第一接腳與該第三接腳; '一電池保護晶片,i古墙 — 望…:_具有一第二頂面與-第二底面,該 面電性喊地設置該^置魏上,二 頂面電性連接該第—頂二二 腳以及該第六接腳。衫接腳、料四接 8.如申請專利_7項所㈣峨組,射該電力 17/18 201208036 . · 開關sa片具有—伽力率金氧半電晶體(刪卩麵, 第一底面為該二個功率金氧半電晶體之沒極共同 接fcommondmn),該電力開關晶片之第一頂面具有 - m〜帛雜區域、—第—源極區域及 二、° °°° : H源極區域電連接於第三接腳, 該第二源極區域電連接於該第一接腳。 9·如2專利範圍第8項所述之多晶片模組,其中該電池 保^晶片之該第二頂面具有—過充電控制輸出塾片、一 過放充電控制輸出塾片、—工作電壓輸 墊片及一電流檢測墊片。 接地 10. 如申請專利範圍第9項所述之多晶片模組,其中該過 充電控制輸出⑼電連接於該第—閘麵域;該過放充 =控制輸出塾片電連接於該第二閘極區域丨該工作電壓 雨入墊>;電連胁該帛六接腳;該糕 t;第四她該接地塾片直接電連接於該第一 、、二由忒第一閘極區域電連接於該第一接腳。 < 11. 如申請專利範圍第1G項所述之多⑸模組,其中該 -接腳為1同接地接腳;該第二接腳為—共同沒極 腳’该第三接腳為—負載接腳;該第四接腳為一過電济 ^測接腳,該第五接腳為—共同祕接腳;該第六 為一電池電壓偵測接腳。 _ 12. 曰如申請專利範圍第7項所述之多晶片模組,其中該多 日日片模組係利用小外型晶體管(s〇T 26)封裝而成。 18/18
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW099127166A TW201208036A (en) | 2010-08-13 | 2010-08-13 | A multi-chip module |
CN2010102720649A CN102386447A (zh) | 2010-08-13 | 2010-08-31 | 多芯片模块 |
US12/951,381 US8427840B2 (en) | 2010-08-13 | 2010-11-22 | Multi-chip module |
JP2010007940U JP3166059U (ja) | 2010-08-13 | 2010-12-06 | マルチチップモジュール |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW099127166A TW201208036A (en) | 2010-08-13 | 2010-08-13 | A multi-chip module |
Publications (1)
Publication Number | Publication Date |
---|---|
TW201208036A true TW201208036A (en) | 2012-02-16 |
Family
ID=46762377
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW099127166A TW201208036A (en) | 2010-08-13 | 2010-08-13 | A multi-chip module |
Country Status (4)
Country | Link |
---|---|
US (1) | US8427840B2 (zh) |
JP (1) | JP3166059U (zh) |
CN (1) | CN102386447A (zh) |
TW (1) | TW201208036A (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI552283B (zh) * | 2014-07-03 | 2016-10-01 | 新德科技股份有限公司 | 電池管理積體電路之封裝結構 |
TWI555159B (zh) * | 2015-10-08 | 2016-10-21 | 萬國半導體股份有限公司 | 電池保護包及其製備方法 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6051542B2 (ja) | 2012-03-07 | 2016-12-27 | ミツミ電機株式会社 | 電池電圧監視回路 |
KR101956921B1 (ko) * | 2012-06-19 | 2019-03-11 | 삼성에스디아이 주식회사 | 보호회로모듈 및 이를 구비하는 배터리 팩 |
CN105633485B (zh) * | 2014-10-31 | 2018-05-04 | 华润矽威科技(上海)有限公司 | 锂电池保护模块及其封装方法、锂电池充放电供电系统 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6912134B2 (en) * | 2000-09-12 | 2005-06-28 | International Rectifier Corporation | Fan control circuit and package |
JP4413724B2 (ja) * | 2003-12-11 | 2010-02-10 | アンデン株式会社 | リレー装置 |
CN2718798Y (zh) * | 2004-02-03 | 2005-08-17 | 汪东旭 | 锂电池保护集成电路芯片 |
CN201282175Y (zh) * | 2008-09-16 | 2009-07-29 | 郑州市联合能源电子有限公司 | 大功率可充电电池 |
CN201365118Y (zh) * | 2009-02-03 | 2009-12-16 | 赛芯微电子(苏州)有限公司 | 高集成度电池保护电路 |
-
2010
- 2010-08-13 TW TW099127166A patent/TW201208036A/zh unknown
- 2010-08-31 CN CN2010102720649A patent/CN102386447A/zh active Pending
- 2010-11-22 US US12/951,381 patent/US8427840B2/en not_active Expired - Fee Related
- 2010-12-06 JP JP2010007940U patent/JP3166059U/ja not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI552283B (zh) * | 2014-07-03 | 2016-10-01 | 新德科技股份有限公司 | 電池管理積體電路之封裝結構 |
TWI555159B (zh) * | 2015-10-08 | 2016-10-21 | 萬國半導體股份有限公司 | 電池保護包及其製備方法 |
Also Published As
Publication number | Publication date |
---|---|
JP3166059U (ja) | 2011-02-17 |
US20120127671A1 (en) | 2012-05-24 |
CN102386447A (zh) | 2012-03-21 |
US8427840B2 (en) | 2013-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7898092B2 (en) | Stacked-die package for battery power management | |
US7485498B2 (en) | Space-efficient package for laterally conducting device | |
US8344519B2 (en) | Stacked-die package for battery power management | |
TW463362B (en) | Electrostatic protection circuit and semiconductor integrated circuit using the same | |
TW201208036A (en) | A multi-chip module | |
TW200832708A (en) | Structure and method for self protection of power device | |
TWI464851B (zh) | 包含嵌入式倒裝晶片之半導體晶粒封裝體 | |
US20150348880A1 (en) | Semiconductor device and method for manufacturing the same | |
EP2284891A3 (en) | Semiconductor device and manufacturing method thereof | |
EP2164100A3 (en) | Leaded semiconductor power module with direct bonding and double sided cooling | |
TW200737640A (en) | Multi-chip module for battery power control | |
US8476752B2 (en) | Package structure for DC-DC converter | |
CN100380679C (zh) | 芯片级肖特基器件 | |
TWI281740B (en) | Electrostatic discharge protection circuit | |
WO2010141089A3 (en) | Higher selectivity, method for passivating short circuit current paths in semiconductor devices | |
JP3173567U (ja) | パッケージ構造 | |
JP2011192696A5 (zh) | ||
TW423156B (en) | Electrostatic discharge protection circuit for SOI technique | |
US8841167B1 (en) | Manufacturing method of a semiconductor package of small footprint with a stack of lead frame die paddle sandwiched between high-side and low-side MOSFET | |
JPS62224074A (ja) | 絶縁ゲ−ト半導体装置 | |
US20130168869A1 (en) | Metal Layout of an Integrated Power Transistor and the Method Thereof | |
US7466113B2 (en) | Break-before-make sensing for drivers | |
US7034344B2 (en) | Integrated semiconductor power device for multiple battery systems | |
TWI295099B (en) | An electrostatic discharge mechanism for electrostatic protection by package technology | |
TWI310978B (zh) |