TW201130280A - Reception apparatus - Google Patents

Reception apparatus

Info

Publication number
TW201130280A
TW201130280A TW099111425A TW99111425A TW201130280A TW 201130280 A TW201130280 A TW 201130280A TW 099111425 A TW099111425 A TW 099111425A TW 99111425 A TW99111425 A TW 99111425A TW 201130280 A TW201130280 A TW 201130280A
Authority
TW
Taiwan
Prior art keywords
unit
data
logical
edge detection
edg
Prior art date
Application number
TW099111425A
Other languages
English (en)
Inventor
Seiichi Ozawa
Original Assignee
Thine Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thine Electronics Inc filed Critical Thine Electronics Inc
Publication of TW201130280A publication Critical patent/TW201130280A/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
TW099111425A 2009-04-14 2010-04-13 Reception apparatus TW201130280A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009097748A JP2010251942A (ja) 2009-04-14 2009-04-14 受信装置

Publications (1)

Publication Number Publication Date
TW201130280A true TW201130280A (en) 2011-09-01

Family

ID=42982499

Family Applications (1)

Application Number Title Priority Date Filing Date
TW099111425A TW201130280A (en) 2009-04-14 2010-04-13 Reception apparatus

Country Status (7)

Country Link
US (1) US20120020438A1 (zh)
EP (1) EP2421192A1 (zh)
JP (1) JP2010251942A (zh)
KR (1) KR20110114627A (zh)
CN (1) CN102396177A (zh)
TW (1) TW201130280A (zh)
WO (1) WO2010119837A1 (zh)

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6611537B1 (en) * 1997-05-30 2003-08-26 Centillium Communications, Inc. Synchronous network for digital media streams
US6977975B1 (en) * 2000-07-17 2005-12-20 Lsi Logic Corporation Digital clock recovery PPL
US6987817B1 (en) * 2000-07-17 2006-01-17 Lsi Logic Corporation Digital clock recovery PLL
KR100346837B1 (ko) * 2000-09-02 2002-08-03 삼성전자 주식회사 클럭 스큐에 의한 에러를 최소화하는 데이타 복원 장치 및그 방법
US7359458B2 (en) * 2003-07-31 2008-04-15 Analog Devices, Inc. Structures and methods for capturing data from data bit streams
US20100177615A1 (en) * 2007-02-21 2010-07-15 Akira Yamamoto Maximum likelihood decoder and information reproduction apparatus
JP4774005B2 (ja) * 2007-04-11 2011-09-14 ザインエレクトロニクス株式会社 受信装置
US7991099B2 (en) * 2008-04-02 2011-08-02 Lontium Semiconductor Corp. Clock and/or data recovery

Also Published As

Publication number Publication date
JP2010251942A (ja) 2010-11-04
EP2421192A1 (en) 2012-02-22
US20120020438A1 (en) 2012-01-26
WO2010119837A1 (ja) 2010-10-21
CN102396177A (zh) 2012-03-28
KR20110114627A (ko) 2011-10-19

Similar Documents

Publication Publication Date Title
PH12018500753A1 (en) Clean-slate synchronization signal design and cell search algorithms
WO2007100916A3 (en) Systems, methods, and media for outputting a dataset based upon anomaly detection
WO2012117291A3 (en) Fully digital chaotic differential equation-based systems and methods
GB2489902A (en) Interface
IN2014MN01518A (zh)
MX362019B (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
WO2012138917A3 (en) Gesture-activated input using audio recognition
TW201614959A (en) Clock and data recovery circuit and method
GB201310942D0 (en) A data processing apparatus and method for reducing the size of a lookup table
WO2011123415A3 (en) A method, apparatus, and system for enabling a deterministic interface
WO2012033410A3 (en) Led driver circuit and method
IN2014CH00350A (zh)
GB201209202D0 (en) Processing data units
GB201209121D0 (en) Apparatus and method for synchronising signals
EP2833552A3 (en) Apparatus and methods for on-die instrumentation
GB2515920A (en) Physical Performance Assessment
BR112013007294A2 (pt) método e disposição para determinar frequência
WO2010109188A3 (en) A receiver and a transmitter
GB201106055D0 (en) Method and apparatus for use in the design and manufacture of integrated circuits
WO2012060885A3 (en) System and method for revealing hidden information in electronic documents
EP2568611A3 (en) Systems and methods for non binary decoding biasing control
EP2244261A3 (en) Bit depth upscaling of digital audio data
TW201130280A (en) Reception apparatus
GB201209200D0 (en) Processing data units
WO2013023655A3 (de) Schaltungsanordnung und verfahren zum uebertragen von signalen