TW201113854A - Pixel circuit and display panel - Google Patents
Pixel circuit and display panel Download PDFInfo
- Publication number
- TW201113854A TW201113854A TW98134347A TW98134347A TW201113854A TW 201113854 A TW201113854 A TW 201113854A TW 98134347 A TW98134347 A TW 98134347A TW 98134347 A TW98134347 A TW 98134347A TW 201113854 A TW201113854 A TW 201113854A
- Authority
- TW
- Taiwan
- Prior art keywords
- scan line
- coupled
- line
- enabled
- voltage
- Prior art date
Links
Abstract
Description
201113854 六、發明說明: 【發明所屬之技術領域】 本發明疋有關於一種畫素電路及具有該晝素電路之顯 示面板,特別是指一種用以改善液晶色偏問題之晝素電路 及具有該畫素電路之顯示面板。 【先前技術】 液晶顯示裝置已廣泛應用於日常生活中,但現今大多 數的液晶顯示裝置普遍存在色偏(Washout)的問題,而依 據現階段應用於處理色偏問題的技術大致可以分成以下兩 種方式: 第一種方式是利用耦合電容的方式,如:美國專利號 6078367、5126865等專利,皆是採用此種方式來改善色偏201113854 VI. Description of the Invention: [Technical Field] The present invention relates to a pixel circuit and a display panel having the same, and particularly to a pixel circuit for improving liquid crystal color shift problem and having the same The display panel of the pixel circuit. [Prior Art] Liquid crystal display devices have been widely used in daily life, but most of today's liquid crystal display devices generally have a problem of color shift (Washout), and the technology applied to process color shift problems at the present stage can be roughly divided into the following two. The first way is to use the coupling capacitor method, such as: US Patent Nos. 6078367, 5126865 and other patents, all of which are used to improve the color cast.
的問題,但是這種方式最大的缺點是,由於電容耦合的關 係造成輸入電壓大幅下降,例如:資料電壓為7伏特,但 疋,4示器中的主要區及次要區中液晶所接收到的電壓將分 別下降為6·94伏特及4.6伏特,電壓下降將造成主要區及 次要區因無法達到最大電壓,而使得液晶亮度(Luminance )大幅下降,所以此種方式雖然可以改善色偏的問題,但 卻會限制液晶顯示的效率。 第一種方式是利用輸入一高低準位不斷振盪的基準電 位以控制該主要區及次要區的電壓,# :美國專利公開號 024689、2006/0262237等相關技術,皆是採用此種方 式{此種方式最大的缺點為,由於需要一由外部輸入的 基準電位’因& ’在電路設計上往往需要相當多的放大器 201113854 j之’所以會造成驅動電路的面積成本(Area_y 與_日’為了不會因為該輸人基準電位的導線延遲因素而 二丫的驅動’因而必須將共同電塵(v_)的導線寬 =稽ΓΓ導線阻抗值,此舉同樣會造成增加驅動電 路的面積成本之問題,因此, 搜汸曰从* J另双找出一種方式以處 曰日的色偏問題,又不致造成 ^ φ 4取領外的生產成本及降低液 、"下“,一直是相關領域人士急欲解決的問題。 【發明内容】 1此丄本發明之目的’即在提供_種畫素電路,適用 公共電㈣接至一第一;:=和:公共電源輸出的-. 田線及第一掃描線,其包含 第‘顯不早π ’具有_與該資料 _的第一端、—第二端、一與該公 =: 端,及一與該第一掃描線 、耦接的第二 第-掃描線被致能時,使,笫广,且該控制端於該 該第-掃描線被去能時,= 第第一:和—^ -第二顯示單元,:有第::和第二端間不導通; 料電壓的第一端、—第:::與該資料線輕接以接收該資 端,及一叙·ψ第與该公共電源耦接的第三 鈿及與6亥第一掃描線轉接的 第一掃描線被致能時,使該第-端和第該控制端於該 該第一掃描線被去能時,使該第—端4間導通’並於 -連接電容’具有一與該 4間不導通; ··、、貝不皁元之第二端耦接 201113854 的第一端,以及一第二端;及 一切換單元,其接收該公共電壓、資料電壓,並與該 連接電容之第二端、第一掃描線和第二掃描線輕接,以基 於該第一掃描線和第二掃描線的致能情形進行切換,以於 該第一掃描線被致能時’提供該公共電壓給該連接電容的 第二端’並於該第一掃描線被去能且第二掃描線被致能時 ’提供該資料電壓給該連接電容的第二端。The problem, but the biggest disadvantage of this method is that the input voltage drops sharply due to the capacitive coupling relationship. For example, the data voltage is 7 volts, but 疋, the liquid crystal is received in the main area and the secondary area of the 4 display. The voltage will drop to 6.94 volts and 4.6 volts respectively. The voltage drop will cause the main area and the secondary area to fail to reach the maximum voltage, which will cause the liquid crystal brightness (Luminance) to drop greatly, so this method can improve the color shift. The problem, but it will limit the efficiency of the liquid crystal display. The first way is to control the voltage of the main area and the secondary area by inputting a reference potential that continuously oscillates at a high and low level. #: US Patent Publication No. 024689, 2006/0262237 and the like, all adopting such a method. The biggest disadvantage of this method is that because of the need to input an external external reference potential 'in & 'in the circuit design often requires a considerable number of amplifiers 201113854 j 'so will cause the drive circuit area cost (Area_y and _ day ' In order not to drive the wire due to the wire delay factor of the input reference potential, it is therefore necessary to combine the wire width of the common electric dust (v_) = the wire resistance value, which also causes an increase in the area cost of the drive circuit. The problem, therefore, the search from * J double to find a way to the next day's color shift problem, and not to cause ^ φ 4 to take the production cost and reduce the liquid, "under", has been the relevant field The problem that the person is anxious to solve. [Summary of the Invention] 1 The object of the present invention is to provide a pixel circuit suitable for public power (4) to be connected to a first; := and: public power supply Out - the field line and the first scan line, which contains the first 'not early π' with _ with the first end of the data _, the second end, one with the public =: end, and one with the first When a scan line and a coupled second first scan line are enabled, so that the control terminal is de-energized when the first scan line is de-energized, = first: and -^ - second The display unit has: a first:: and the second end is non-conducting; the first end of the material voltage, -:::: is lightly connected to the data line to receive the resource, and the first and the public power supply When the coupled third 钿 and the first scan line of the 6 Hz first scan line are enabled, the first end and the second control end are enabled when the first scan line is disabled The first end 4 is conducting 'and the - connecting capacitor' has a non-conducting with the 4; the second end of the shell is coupled to the first end of the 201113854, and a second end; and a a switching unit that receives the common voltage and the data voltage, and is lightly connected to the second end of the connection capacitor, the first scan line, and the second scan line to be based on the first scan line and the second scan line The situation can be switched to provide the common voltage to the second end of the connection capacitor when the first scan line is enabled and when the first scan line is disabled and the second scan line is enabled. The data voltage is supplied to the second end of the connection capacitor.
此外,本發明之另一目的,即在提供一種顯示面板, 適用於接收一公共電源,其包含: η條掃描線’分別是第丨〜第n掃描線,且該等掃描線 被依序致能; m條資料線,分別是第丨〜第m資料線,且每 貧料線 輪出一資料電壓; nxm個呈矩陣排列畫素電路,其中,第i列中的畫素電 路耦接到第1掃描線、第丨+丨掃描線以及第〗資料線, i=l〜n-1,j=l〜m,其中每一畫素電路包括: 一第一顯不單疋,具有一與該資料線耦接以接收該資 料電壓的第-端、-第二端一與該公共電源耗接的第三 端,及-與該第-掃描線麵接的控制端,且該控制端於該 第-掃描純致料,使該第—端和第二端間導通,並於 該第H線被去能時’使該第—端和第二端間不導通; 第一顯不單疋’具有一與該資料線耦接以接收該資 ,電壓的第—端、一第二端、一與該公共電糧的第三 端,及-與該第-掃描線耦接的控制端,且該控制端於該 201113854 第-掃描線被致能時’使該第—端和第二端間導通,並於 «-知描線破去能時,使該第—端和第二端間不導通; 一連接電容,具有一盘—女楚 的第-端以另楚—-顯示單元之第二端耦接 的第一知,以及一第二端;及 切換早疋,接收該公共電壓和該資料電壓,並輕接 至該連接電容之第二端和該第i、第i+1掃描線,以基於該 第】、第1+1掃描線的致能情形進行切換,以於該第i掃描 線被致能時’提供該公共電壓給該連接電容的第二端,並 於該第H1掃描線被致能時,改而提供該資料電壓給該連接 電容的第二端,以進而改變該第一液晶電容之第一端的電 位。 【實施方式】 有關本發明之前述及其他技術内容、特點與功效,在 以下配合參考圖式之一個較佳實施例的詳細說明中,將可 清楚的呈現。 參閱圖1’本發明晝素電路之一較佳實施例適用於耦接 一第一掃描線0„和一第二掃描線Gn+1,並接收一公共電源 輸出的一公共電壓(Common voltage,Vcom )、 一資料線輸 出的一資料電壓Vdata ’且該第一掃描線Gn和第二掃描線 Gn+1是依序被致能(Enable )。而此實施例的畫素電路包含 一第一顯示單元1、一第二顯示單元2、一連接電容3,及 一切換單元4。 該第一顯示單元1具有一與該資料線耦接以接收該資 料電壓Vdata的第一端、一第二端、一與該公共電源耦接的 201113854 f三端,及一與該第一掃描線Gn耦接的控制端,且該控制 端於該第-掃描線Gn#致能時,使該第—端和第二端間導 通,並於該第一掃描線Gn被去能(Disable)時,使該第— 端和第二端間不導通。 第一顯不單元2與第一顯示單元1類似,也具有一與 該資料線耦接以接收該資料電壓Vdata的第一端、一第二端 與4公共電源麵接的第三端,及一與該第一掃描線&耦 接的控制端’且該控制端於該第—掃描線^被致能時,使 違第一端和第二端間導通,並於該第—掃描線^被去能時 ,使該第一端和第二端間不導通。 該連接電容3具有一與該第一顯 接的第-端,以及一第二端。 之第-㈣ 、該切換單元4接收該公共電壓心⑽、資料電壓In addition, another object of the present invention is to provide a display panel adapted to receive a common power supply, comprising: n scan lines 'the first to nth scan lines, respectively, and the scan lines are sequentially m; data lines, which are the first to mth data lines, and each data line is rotated by a data voltage; nxm are matrix-arranged pixel circuits, wherein the pixel circuits in the i-th column are coupled to The first scan line, the 丨+丨 scan line, and the first data line, i=l~n-1, j=l~m, wherein each pixel circuit comprises: a first display unit, having one and The data line is coupled to receive the first end of the data voltage, the second end is a third end that is connected to the common power source, and the control end is connected to the first scan line, and the control end is The first-scanning pure material is made to conduct between the first end and the second end, and to make the first end and the second end non-conducting when the H-th line is de-energized; the first display unit has a Coupling with the data line to receive the resource, a first end of the voltage, a second end, a third end of the public electrical grain, and - and the first sweep a control terminal coupled to the line, and the control terminal turns on the first end and the second end when the first scan line is enabled in the 201113854, and makes the first when the «- knowing line breaks the energy a non-conducting between the end and the second end; a connecting capacitor having a disc - the first end of the female Chu is further connected to the first end of the display unit, and a second end; and switching early接收 receiving the common voltage and the data voltage, and lightly connecting to the second end of the connection capacitor and the i-th and i+1th scan lines to enable the activation based on the first and first +1 scan lines Switching to provide the common voltage to the second end of the connection capacitor when the ith scan line is enabled, and to provide the data voltage to the connection capacitor when the H1 scan line is enabled The second end of the second end to further change the potential of the first end of the first liquid crystal capacitor. The above and other technical contents, features, and advantages of the present invention will be apparent from the following detailed description of the preferred embodiments. Referring to FIG. 1 ', a preferred embodiment of the pixel circuit of the present invention is adapted to couple a first scan line 0' and a second scan line Gn+1, and receive a common voltage (Common voltage, Vcom), a data voltage Vdata' outputted by a data line, and the first scan line Gn and the second scan line Gn+1 are sequentially enabled (Enable). The pixel circuit of this embodiment includes a first a display unit 1, a second display unit 2, a connection capacitor 3, and a switching unit 4. The first display unit 1 has a first end and a second coupled to the data line to receive the data voltage Vdata. And a control terminal coupled to the first scan line Gn, and the control end enables the first The terminal and the second terminal are turned on, and when the first scan line Gn is disabled, the first terminal and the second terminal are not turned on. The first display unit 2 is similar to the first display unit 1. , having a first end, a second end, and a fourth end coupled to the data line to receive the data voltage Vdata a third end of the common power supply interface, and a control terminal coupled to the first scan line & and the control terminal is enabled to disable the first end and the second end when the first scan line is enabled When the first scan line is deenergized, the first end and the second end are not turned on. The connection capacitor 3 has a first end connected to the first display, and a second The first-(four), the switching unit 4 receives the common voltage core (10), the data voltage
並與該連接電容3之第- aU 第一螭第一掃描線Gn和第二掃描線 能情形進Ί於該第—掃描線Gn和第二掃描線Gn+i的致 該^電H。亦即於該第一掃描、線°^被致能時,提供 描二電壓Vc〇m給該連接電容3的第二端,並於該 矿田線Gn被去能且第二播 壓vdμ 致能時’提供該資料電And the first scan line Gn and the second scan line of the connection capacitor 3 are in the case of the first scan line Gn and the second scan line Gn+i. That is, when the first scan and the line are enabled, the second voltage Vc〇m is supplied to the second end of the connection capacitor 3, and the mine field Gn is deenergized and the second broadcast voltage vdμ is caused. Can provide 'this information
Vdata,,。邊連接電容3的第二端。 詳細來說,切換單开4 — 電晶體42。該第一電;二包括-第-_ 端、一耦接, 具有—耦接該公共電源的第一 奸绩Γ 之第二端的第二端和1接第一Vdata,,. The second end of the capacitor 3 is connected to the side. In detail, the switch is turned on 4 - the transistor 42. The first electric power; the second end includes a -th-th end, a coupling, and a second end of the second end of the first adultery 耦 coupled to the public power source
時,使該第-⑽制端於該第—掃描線W 端間導通以提供該公共電壓Vcom給 201113854 該連接電容3的第二端。 使該第一端和第二端間 而於該第—掃描線Gn被去能時, 不導通,而停止提供該公共電壓The first (10) terminal is turned on between the ends of the first scan line W to provide the common voltage Vcom to the second end of the connection capacitor 3 of 201113854. When the first scanning line Gn is deenergized, the first end and the second end are not turned on, and the supply of the common voltage is stopped.
Vcom給該連接電容3的第二端。 該第二電晶體42具有一接收該資料電壓的第一端 、一輕接該連接電容3《第二端的第二端和—純第二掃 描線的控制端,且該控制端於該第二掃描線G…被致能時 ’使該第-端和第二端間導通,以提供該資料電壓u 該連接電容3的第二端。而於該第二掃描線g州被去能時 ’使該第-端和第:關不導通,而停止提供該資料電壓 Vdata給該連接電容3的第二端。 本實施例之晝素電路之射方式A為以T兩階段: 充電階段及一電壓提升階段。 充電階段 二掃描線Gn+1被去能 端與第二端將分別被 2之第二端的電位皆 當該第一掃描線Gn被致能且該第 時’弟一、第二顯示單元1、2之第一 導通’因此,第一、第二顯示單元1、 電晶體41被導通且該Vcom gives the second end of the connection capacitor 3. The second transistor 42 has a first end for receiving the data voltage, a control terminal for lightly connecting the connection capacitor 3, the second end of the second end, and the second pure scan line, and the control terminal is at the second end. When the scan line G is enabled, 'the first end and the second end are turned on to provide the data voltage u to connect the second end of the capacitor 3. When the second scan line g is de-energized, the first end and the second end are not turned on, and the supply of the data voltage Vdata to the second end of the connection capacitor 3 is stopped. The mode A of the pixel circuit of this embodiment is in two stages of T: a charging phase and a voltage boosting phase. The charging phase 2 scan line Gn+1 is enabled by the de-energized end and the second end by the second end of the second end, respectively, and the first scan line Gn is enabled and the first time, the first one, the second display unit 1, The first conduction of 2 is, therefore, the first and second display units 1, the transistor 41 are turned on and
為該資料電壓Vdata,同時,該第一 二電晶體42不被導通,因此,該連接電容3 公共電壓,因此,該連接電容3之二端電懸及該第乂 -顯示單元丨之第二端與第三端之電壓差皆為V— 電壓提升階段 201113854For the data voltage Vdata, at the same time, the first two transistors 42 are not turned on, therefore, the connection capacitor 3 has a common voltage, and therefore, the two ends of the connection capacitor 3 are electrically suspended and the second display unit is second. The voltage difference between the terminal and the third terminal is V - voltage boosting phase 201113854
凡成充電階段之後,該第_掃描線Gn被去能且該第二 )田'線Gn+1被致能,此時,該第一電晶㈣將不導通而 :第二電晶體42將被導通’因此連接電容3之第二端接收 :亥第—顯不單兀2之第二端輸出之該資料電壓v—,且 因^該連接電容3 &有放電路徑可供放電,因此,該連接 電:3之第-端的電壓將提升為2ν£ΐ·ν_。而因為連接 電谷3之第一端與第一顯示單元】之第二端耦接,因此該 員示單元1之第一端與該第三端之間的電壓差被提升 為 2Vdata-2Vc〇m。 在此舉例說明,假設公共電壓為〇 v ,且資料電壓為 7 v,則第一顯示單元丨之第二端的電壓在電壓提升階段可 由7 V提升為14 V,而第二顯示單S 2之第-端的電壓可 為7 v,因此兩液晶電容的液晶分子會受到不同的操作電壓 而產生不同程度的扭轉,因此可達到多域(muhid〇ma⑻顯 不的效果,以擴大顯示面板的視角。且相較於習知技術, 本發明的兩操作電壓不只電壓值有提升,且差距也甚大, 故可使多域顯示的效果更佳,而有效改善色偏的問題。且 因為不需額外由外部輸入一基準電壓,因此在使用上更為 方便有效。 值得注意的是,在本實施例中,該第一、第二電晶體i 、2皆為一薄膜電晶體(TFT ),但不以此為限。 參閱圖2’本發明顯示面板之一較佳實施例適用於接收 公共電源提供的公共電壓Vcom,且包含η條間隔排列的掃 描線G(l)〜G(n)、m條間隔排列的資料線D(l)〜D(m),以及 201113854 nxm個如前述之畫素電路。且該nxm個畫素電路分別位於 任兩條掃描線和任兩條資料線之間,且第丨列中的畫素電路 都疋耦接到第i掃描線和第i+1掃描線,而第j行中的畫素 電路都是耦接到第j資料線。m條資料線分別輸出m個資 料電壓,且該等掃指線被依序致能,而當每一畫素電路所 耦接到的掃描線被致能時會進行前述所說的充電階段或電 壓提升階段。After the charging phase, the first scan line Gn is deenergized and the second field 'line Gn+1 is enabled. At this time, the first electric crystal (four) will not be turned on: the second transistor 42 will Being turned on, so the second end of the connection capacitor 3 receives: the data voltage v_ outputted by the second end of the hexa- 显2, and because the connection capacitor 3 & has a discharge path for discharging, therefore, The connection voltage: the voltage at the first end of 3 will be increased to 2ν£ΐ·ν_. Because the first end of the connection grid 3 is coupled to the second end of the first display unit, the voltage difference between the first end and the third end of the indicator unit 1 is raised to 2Vdata-2Vc. m. For example, if the common voltage is 〇v and the data voltage is 7 v, the voltage of the second terminal of the first display unit 提升 can be increased from 7 V to 14 V during the voltage boosting phase, and the second display unit S 2 The voltage at the first end can be 7 v, so the liquid crystal molecules of the two liquid crystal capacitors are subjected to different operating voltages and different degrees of twisting, so that multi-domain (muhid〇ma (8) display effect can be achieved to expand the viewing angle of the display panel. Compared with the prior art, the two operating voltages of the present invention not only increase the voltage value, but also have a large gap, so that the multi-domain display can be better, and the color shift problem can be effectively improved. The external input of a reference voltage is more convenient and effective in use. It should be noted that in this embodiment, the first and second transistors i and 2 are each a thin film transistor (TFT), but not Referring to FIG. 2, a preferred embodiment of the display panel of the present invention is adapted to receive a common voltage Vcom provided by a common power source, and includes n scanning lines G(1) to G(n) and m strips arranged at intervals. Interval Lines D(l) to D(m), and 201113854 nxm pixel circuits as described above, and the nxm pixel circuits are respectively located between any two scan lines and any two data lines, and in the third column The pixel circuits are all coupled to the ith scan line and the i+1th scan line, and the pixel circuits in the jth line are all coupled to the jth data line. The m data lines respectively output m data voltages And the scanning finger lines are sequentially enabled, and when the scanning line coupled to each pixel circuit is enabled, the aforementioned charging phase or voltage boosting phase is performed.
圖3,本發明與相關先前技術的伽碼曲線圖( Gamma Curve)’觀察圖3可以發現本發明對於色偏處理的 效果與相關先前技術相當,然而根據本發明之畫素電路針 對每一晝素(pixel)處理之後,可以提升每一畫素之對應 的液晶所接收到的電壓,所以,已知的改善色偏技術在電 壓範圍較大的情形下往往可以有較好的效果。 綜上所述,在第一顯示單元 壓差相較於先前技術中的方式, 單元1中之液晶所接受到的電壓值 1中第二端與第三端的電 可以有效提兩該第一顯示 以提兩液晶的顯示效3, the present invention and related prior art Gamma Curve 'view 3 can be found that the effect of the present invention for color shift processing is comparable to the related prior art, however, the pixel circuit according to the present invention is directed to each After the pixel processing, the voltage received by the corresponding liquid crystal of each pixel can be increased. Therefore, the known improved color shifting technique can often have a better effect in the case of a large voltage range. In summary, in the first display unit pressure difference compared with the prior art, the power of the second end and the third end of the voltage value 1 received by the liquid crystal in the unit 1 can effectively raise the first display. To improve the display efficiency of the two LCDs
率。此外,相較於先前技術中的方法,本發明所提供之方 法並不需要額外輸入的基準電位,因A,並不會造成面積 成本的增加,故確實能達成本發明之目的。 准以上所述者,僅為本發明之較佳實施例而已,當不 ί以此限定本發明實施之範圍,即大凡依本發明中請專利 範圍及發明說明内容所作之簡單的等效變化與修飾,皆仍 屬本發明專利涵蓋之範圍内。 【圖式簡單說明】 10 201113854 圖1是本發明晝素電路之電路圖; 圖2是本發明顯不面板之不意圖,及 圖3是本發明與關先前技術之伽碼曲線圖。rate. Further, the method provided by the present invention does not require an additional input reference potential as compared with the method of the prior art, and since A does not cause an increase in area cost, the object of the present invention can be achieved. The above is only the preferred embodiment of the present invention, and the scope of the invention is not limited thereto, that is, the simple equivalent change of the patent scope and the description of the invention in the present invention is Modifications are still within the scope of the invention. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a circuit diagram of a pixel circuit of the present invention; FIG. 2 is a schematic view of a panel of the present invention, and FIG. 3 is a gamma diagram of the prior art of the present invention.
11 201113854 【主要元件符號說明】 1 .....第 顯不單元 4…… -----切換單元 2 ....· •…·第二顯示單元 41 …·. •…第一電晶體 3 .… ••…連接電容 42.··· …·第二電晶體11 201113854 [Description of main component symbols] 1 ..... The first display unit 4... -----Switching unit 2 ..... •...·Second display unit 41 ...·. Crystal 3 .... ••...connecting capacitor 42.·····second transistor
1212
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98134347A TWI416491B (en) | 2009-10-09 | 2009-10-09 | Pixel circuit and display panel |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98134347A TWI416491B (en) | 2009-10-09 | 2009-10-09 | Pixel circuit and display panel |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201113854A true TW201113854A (en) | 2011-04-16 |
TWI416491B TWI416491B (en) | 2013-11-21 |
Family
ID=44909824
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW98134347A TWI416491B (en) | 2009-10-09 | 2009-10-09 | Pixel circuit and display panel |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI416491B (en) |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003195810A (en) * | 2001-12-28 | 2003-07-09 | Casio Comput Co Ltd | Driving circuit, driving device and driving method for optical method |
JP4115763B2 (en) * | 2002-07-10 | 2008-07-09 | パイオニア株式会社 | Display device and display method |
JP4230746B2 (en) * | 2002-09-30 | 2009-02-25 | パイオニア株式会社 | Display device and display panel driving method |
JP4048969B2 (en) * | 2003-02-12 | 2008-02-20 | セイコーエプソン株式会社 | Electro-optical device driving method and electronic apparatus |
KR100560468B1 (en) * | 2003-09-16 | 2006-03-13 | 삼성에스디아이 주식회사 | Image display and display panel thereof |
KR100778409B1 (en) * | 2003-10-29 | 2007-11-22 | 삼성에스디아이 주식회사 | Electroluminescent display panel and deriving method therefor |
TWI252455B (en) * | 2004-01-29 | 2006-04-01 | Wintek Corp | Driving circuit for active matrix OLED |
TWI253610B (en) * | 2004-12-24 | 2006-04-21 | Quanta Display Inc | Display device and display panel, pixel circuitry and compensating mechanism thereof |
-
2009
- 2009-10-09 TW TW98134347A patent/TWI416491B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TWI416491B (en) | 2013-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9240156B2 (en) | Gate-driver-on-array (GOA) circuit | |
KR100910562B1 (en) | Device of driving display device | |
US8188961B2 (en) | Liquid crystal display device and method for decaying residual image thereof | |
TWI465039B (en) | Shift register circuit | |
TW201025237A (en) | Source driver for driving a panel and related method for controlling a display | |
TW200811788A (en) | Liquid crystal display devices capable of reducing power consumption by charge sharing | |
WO2015188406A1 (en) | Electronic device capable of reducing driving chip | |
TWI342539B (en) | Liquid crystal display and display method of same | |
TW201021011A (en) | Liquid crystal display device | |
JP2006201760A (en) | Driver circuit of display device and method of driving the same | |
TWI362641B (en) | Liquid crystal display and display panel thereof | |
TW201118838A (en) | Liquid crystal display device providing adaptive charging/discharging time and related driving method | |
TW200417974A (en) | Liquid crystal display | |
TW201539407A (en) | Display panel and gate driver | |
TWI532033B (en) | Display panel and gate driver | |
TWI390486B (en) | Output buffer of source driver applied in a display and control method thereof | |
CN109272946B (en) | Backlight source control circuit and liquid crystal display device | |
US8018416B2 (en) | Driving circuit with output control circuit and liquid crystal display using same | |
CN108877705B (en) | Common voltage generating circuit, source electrode driving circuit and liquid crystal display device | |
TW200935438A (en) | A level shift circuit for a driving circuit | |
TW201113854A (en) | Pixel circuit and display panel | |
US8310429B2 (en) | Discharge circuit and liquid crystal display using the same | |
CN214203168U (en) | Liquid crystal display device having a plurality of pixel electrodes | |
TW201113862A (en) | Output amplifier of source driver | |
WO2014121474A1 (en) | Liquid crystal display and compensation circuit thereof, and shutdown method for voltage of thin-film transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |