TW201020767A - Error detecting apparatus of server and error detecting method thereof - Google Patents

Error detecting apparatus of server and error detecting method thereof Download PDF

Info

Publication number
TW201020767A
TW201020767A TW97146021A TW97146021A TW201020767A TW 201020767 A TW201020767 A TW 201020767A TW 97146021 A TW97146021 A TW 97146021A TW 97146021 A TW97146021 A TW 97146021A TW 201020767 A TW201020767 A TW 201020767A
Authority
TW
Taiwan
Prior art keywords
signal
connector
server
switching
switch
Prior art date
Application number
TW97146021A
Other languages
Chinese (zh)
Other versions
TWI396969B (en
Inventor
Po-Hsueh Huang
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW97146021A priority Critical patent/TWI396969B/en
Publication of TW201020767A publication Critical patent/TW201020767A/en
Application granted granted Critical
Publication of TWI396969B publication Critical patent/TWI396969B/en

Links

Abstract

An error detecting apparatus of a server and the error detecting method thereof are provided. The Port 80 signal is transformed to a RS232 signal by a baseboard management controller (BMC) and the transformed Port 80 signal is outputted through a serial port. Hence, the Port 80 signal can be read through the RS232 connector directly and a user can see a Port 80 debug LED without opening the case of the server. Thereby, it is more convenient for the user to maintain the server and the design cost of a mainboard is reduced.

Description

201020767 TS0809006 29857twf.doc/n 六、發明說明: 【發明所屬之技術領域】 本發明是有關於一種伺服器的偵錯裝置,且特別是有 關於一種讀取開機檢測信號的偵錯裝置與方法。 【先前技術】 電腦系統中包括多種元件’例如微處理器、主機板、記憶 ❹ 體、顯示卡、音效卡、風扇等散熱震i,主機故上更包括多種 晶片,例如南橋(south bridge,SB)、北橋(north bridge)以及基 本輸入輸出系統(basic input/output system,簡稱 BIOS)等。 然而伺服器有別於其他消費性電子產品,’由於其開發期長、維 修個期較長,對於後續的維修保固要求也較高。為了對應上 述要求,故主機上會預留相關的偵錯線路或信號的連接器,南 橋晶# (_th bridge ’ SB)於開機過程中,會輸出主機板上的開 機檢測訊號,彳物舰騎喊gLGwPinC—,Lpc)界面 輸出。一般而言,針對開機過程的除錯偵測有兩種做法: 一、在原始設計主機板時’即將解Lpc訊號的解碼元件 及七段,不器’設計於主機板上。由解碼元件接收SB之開機 &測訊號’再解碼為8位元訊號以控制七段顯示器產生對應的 錯誤碼(=ror code)。但此做法不便之處在於,維修人員若要維 修债錯時’需打開主機外殼並將其他裝置移除才可觀測efr〇r code。 一、於主機板上另外設計一接收SB之開機流程訊號之連 接器。田除錯债錯時,維修人員將額外之訊號纜線連接於連接 201020767 ΐδυβυνυυο 29857twf.doc/n 器與外部的偵錯卡(debugcard)以觀測錯誤碼。此做法也相當 之不便。 【發明内容】 本發明提供一種伺服器的偵錯裝置與方法,藉由基板 控制器(Baseboard Management Controller,簡稱 BMC)將 Port 8〇信號轉換為RS232信號,讓使用者可透過RS232連接器(即 ❹ 電腦上的序列埠(serial port),又稱為COM Port ,通常採用 RS232標準)讀取port 80信號,藉此增加使用者在維修時的方 便性與降低主機板的設計成本。 承上述,本發明提出一種伺服器的偵錯裝置,包括一 南橋晶片、一基板管理控制器、一信號切換元件以及一切 換開關。其中,南橋晶片經由低接腳數(L〇w c〇unt pin,簡 稱LPC)介面輸出開機檢測信號(例如p〇rt 8〇信號),基板 官理控制器耦接於南橋晶片,用以接收開機檢測信號,並 ❷ 將其轉換為一 RS232信號。其中基板控制器具有兩個通用 非同步收發通訊埠’分別輸出開機檢測信號所轉換之RS232 L號與原本之RS232信號。信號切換元件耦接於基板管理控 制器與RS232連接器之間,用以傳送開機檢測信號所轉換之 RS232信號或原本之RS232信號至RS232連接器。切換開關 轉接於信號切換元件,用以決定信號切換元件所輸的信號 為開機檢測信號所轉換之RS232信號或原本之RS232信號。 ^在本發明一實施例中,上述開機檢測信號為一 p〇rt8〇 信號,上述信號切換元件可為一複雜可程式邏輯元件。上 201020767 i5>u»uyuuo 29857twf.d〇c/n 述切換開關則例如為一按鍵,當按下 ^=機_號所轉換之_信號至== 信號切換元件輸出原™ 4 署明一實施例中,上述谓錯裝置更包括一顯示裝 換之H 解開機檢測信號所轉 換之RS232 4號並顯不解碼後之膽幻信號。 $發明-實施财,上述顯示裝置包括:—卿2 f碼讀—七段顯示器,其令耶232解碼器用以解碼由開 機檢測信號所轉換之脱32信號,然後將其顯示於七段顯示 器上。 、 從另二個觀點來看,本發明另提出—種他器的偵錯 括下列步驟:首先,經由—低接腳數介面輸出一 開機檢測信號,然後將開機檢測信號轉換為一咫说信 響 =。接下來’經由—切換開關產生―切換信號,並根據切 換㈣,決定是否輸出RS232信號至—RS232連接器。 丄基於上述’本發明透過BMC將Lpc介面的⑽肋 =號轉換為RS232介面的信號’讓主機板上的Rs232連接 益可依照使用者S求輸&原本的RS232錄或由轉換後的 Por^O信號’使用者可在主機外部以解彻的顯示裝置顯 不對應於Port 80信號的燈號來了解裝置的内 感,藉此增加使用者在維料的方便性Μ降低設計成本。 為讓本發明之上述特徵和優點能更明顯易懂,下文特 舉實施例,並配合所附圖式作詳細說明如下。 201020767 lS08〇y〇u6 29857twf.doc/n 【實施方式】 第一實施例 请參照圖1 ’圖1為根據本發明第一實施例之伺服器的偵 錯裝置方塊圖,偵錯裝置100主要包括兩個部分,在主機板 110内主要包括南橋晶片112、基板管理控制器u4(Baseboard Management Controller ’ BMC)、信號切換元件 116、RS232 連 接器與切換開關118。基板管理控制器114耦接於南橋晶片112 與信號切換元件116之間,RS232連接器117與切換開關Π8 則刀別搞接至#號切換元件116。顯示裝置15〇中包括RS232 解碼斋152與七段顯示器154,七段顯示器154耦接至 RS232解碼器,用以顯示RS232解碼器152所解碼後的信 唬。當使用者需要讀取開機檢測信號時,可將顯示裝置15〇 連接至主機板110上的RS232連接器117以顯示錯誤碼。 當不需要讀取開機檢測信號時,則可將顯示裝置150拆卸下 來0201020767 TS0809006 29857twf.doc/n VI. Description of the Invention: [Technical Field] The present invention relates to a debug device for a server, and more particularly to a debug device and method for reading a power-on detection signal. [Prior Art] The computer system includes various components such as a microprocessor, a motherboard, a memory card, a display card, a sound card, a fan, etc., and the host includes a plurality of chips, such as a south bridge (south bridge, SB). ), north bridge (north bridge) and basic input/output system (BIOS). However, the server is different from other consumer electronics products. Due to its long development period and long maintenance period, the maintenance requirements for subsequent repairs are also high. In order to meet the above requirements, the host will reserve the relevant debug line or signal connector. Nanqiaojing # (_th bridge ' SB) will output the boot detection signal on the motherboard during the boot process. Shout gLGwPinC—, Lpc) interface output. In general, there are two ways to debug the boot process: 1. When the original design of the motherboard is used, the decoding component and the seven segments of the Lpc signal will be solved on the motherboard. The SB's power-on & test signal' is decoded by the decoding component and decoded into an 8-bit signal to control the seven-segment display to generate a corresponding error code (=ror code). However, the inconvenience of this method is that if the maintenance personnel want to repair the debt, they need to open the main casing and remove other devices to observe the efr〇r code. 1. A connector for receiving the SB boot process signal is additionally designed on the motherboard. When the field is wrong, the maintenance personnel will connect the additional signal cable to the 201020767 ΐδυβυνυυο 29857twf.doc/n and the external debugcard to observe the error code. This practice is also quite inconvenient. SUMMARY OF THE INVENTION The present invention provides a debug device and method for a server, which converts a Port 8〇 signal into an RS232 signal by a Baseboard Management Controller (BMC), so that a user can pass through an RS232 connector (ie,埠 The serial port on the computer, also known as COM Port, usually uses the RS232 standard to read the port 80 signal, thereby increasing the user's convenience in maintenance and reducing the design cost of the motherboard. In view of the above, the present invention provides a debug device for a server, comprising a south bridge chip, a substrate management controller, a signal switching element, and all switching switches. The south bridge chip outputs a boot detection signal (for example, a p〇rt 8〇 signal) via a low pin count (LPC) interface, and the substrate official controller is coupled to the south bridge chip to receive the boot. Detect the signal and convert it to an RS232 signal. The baseboard controller has two universal asynchronous transmission and reception communications 埠' respectively outputting the RS232 L number converted by the power-on detection signal and the original RS232 signal. The signal switching component is coupled between the substrate management controller and the RS232 connector for transmitting the RS232 signal converted by the power-on detection signal or the original RS232 signal to the RS232 connector. The switch is switched to the signal switching component to determine whether the signal transmitted by the signal switching component is the RS232 signal converted by the power-on detection signal or the original RS232 signal. In an embodiment of the invention, the power-on detection signal is a p〇rt8〇 signal, and the signal switching component can be a complex programmable logic component. On 201020767 i5> u»uyuuo 29857twf.d〇c/n The switch is, for example, a button, when the ^= machine_number is converted to the _ signal to == signal switching component output original TM 4 In the example, the pre-error device further includes a fascinating signal that displays the RS232 No. 4 converted by the H-switching detection signal that is replaced and is not decoded. $ Invention-implementation, the above display device comprises: - Qing 2 f code read - seven-segment display, which enables the 232 decoder to decode the off-32 signal converted by the power-on detection signal, and then display it on the seven-segment display . From another perspective, the present invention further proposes that the detection of the other device includes the following steps: first, outputting a power-on detection signal via the low-pin number interface, and then converting the power-on detection signal into a one-speaking letter. Ringing =. Next, the "switching signal is generated via the - switch, and based on the switch (4), it is determined whether or not to output the RS232 signal to the -RS232 connector.丄Based on the above-mentioned 'signal of converting the (10) rib=number of the Lpc interface to the RS232 interface through the BMC', the Rs232 connection on the motherboard can be used to input the & original RS232 record or the converted Por The ^O signal 'user can understand the internal feeling of the device outside the host with the light indicating that the clear display device does not correspond to the Port 80 signal, thereby increasing the user's convenience in maintaining the material and reducing the design cost. The above described features and advantages of the present invention will become more apparent from the description of the appended claims. [First Embodiment] Please refer to FIG. 1 for a first embodiment. FIG. 1 is a block diagram of a debug apparatus of a server according to a first embodiment of the present invention. The debug apparatus 100 mainly includes The two parts mainly include a south bridge wafer 112, a baseboard management controller (BMC), a signal switching component 116, an RS232 connector, and a changeover switch 118 in the motherboard 110. The substrate management controller 114 is coupled between the south bridge wafer 112 and the signal switching component 116, and the RS232 connector 117 and the switching switch Π8 are connected to the ## switching component 116. The display device 15A includes an RS232 decoding 152 and a seven-segment display 154, and the seven-segment display 154 is coupled to the RS232 decoder for displaying the decoded signal of the RS232 decoder 152. When the user needs to read the power-on detection signal, the display device 15A can be connected to the RS232 connector 117 on the motherboard 110 to display an error code. When it is not necessary to read the power-on detection signal, the display device 150 can be removed.

在主機板110中,南橋晶片112會經由Lpc介面輸出開 機檢測信號以告知使用者主機板110中目前的開機流程中之 硬體工作狀態,基板管理控制器114會透過LPC介面接收南 橋晶片112所輸出的開機檢測信號,並將其原本符合介 面的開機檢測信號轉換為符合RS232介_信號(簡稱為 RS232信號)。基板管理控制器114上具有兩個通用非同步收 發通訊埠(UARTh UART0),分別輸出RS232信號㈣、脱 至信號切換元件116,其巾RS232信號腦是 測訊息之LPC信鋪絲的RS232錢,而咖2信^= 6 201020767In the motherboard 110, the south bridge chip 112 outputs a power-on detection signal via the Lpc interface to inform the user of the hardware operating state in the current boot process in the motherboard 110, and the substrate management controller 114 receives the south bridge wafer 112 through the LPC interface. The output power-on detection signal is converted, and the original power-on detection signal conforming to the interface is converted into an RS232-based signal (referred to as an RS232 signal). The baseboard management controller 114 has two universal asynchronous communication transceivers (UARTh UART0), respectively outputting RS232 signals (4), and off to the signal switching component 116, and the RS232 signal brain is the RS232 money of the LPC signal of the measurement message. And coffee 2 letter ^= 6 201020767

JbU8Uyuu6 29857twf.doc/n 則疋原本的RS232信號。信號切換元件116會根據切換開關 118的狀態決定輸出RS232信號RS1或RS232信號RS2至 RS232連接器117。所謂原本的RS232信號是指傳統系統中所 存在的RS232信號’也就是RS232連接器117原本所要傳送 的信號。 換言之,在本實施例中,主機板11〇上的信號切換元件 116可依照使用者需求切換兩種使用狀態,其一為正常模式, 即接收原本的RS232信號RS2,此時RS232連接器117與習 知的操作狀態一般,會正常輸出RS232信號RS2 ;其二為偵 錯模式,此時信號切換元件116會接收轉換後的Lpc信號, RS232信號RS1並輸出至RS232連接器117,讓使用者可直 接由RS232連接器in擷取RS232信號RS1並顯示之。信號 切換兀件116的模式切換可由切換開關118來進行切換,切換 開關118則例如為一按鍵。 因此,使用者不需打開伺服器的外殼,只要將顯示裝置 150連接至RS232連接器η?’便可由外部連接的顯示裝置 ❹上看到_檢廳號所表示的燈號。此外,在本實施例中,當 切換開關118為-按鍵時,按鍵可設置於祠服器的外部, 讓1用者可以經由伺服器外部進行信號的切換。當按下按 鍵時,信號切換元件116輪出RS232信號RS1至反幻幻 連接裔117。當釋放按鍵時,信號切換元件116輪出 #號RS2至RS232連接器。從另—個角度來看,切換 U8的狀癌切換可視為—種切換信號,信號切換元件u 據此切換信號進行工作模式的切換以決定是錢出轉換後之 7 201020767 i5U5uwuo 29857twfd〇c/n 開機檢測信號至RS232連接器m。信號切換元件n6於本實 施例中,可以主機板110之重置鍵及電源鍵達成,重置鍵及電 源鍵係與信號切換元件116電性連接。當維修人員決定使信號 切換元? m進人為偵錯模式時,可按住重置鍵後再按電源 鍵。然信號切換元件m之軸,係可_驻機具有之按鍵 配合達成’非以上述為限。 值侍>主意的是,本發明所有元件皆可使用現成的元 件,如南橋晶片112、基板管理控制器114、信號切換元件116、 RS232連接器與切換開關118。等。信號切換元件可利用主機 板上任-可編譯之邏輯元件,再於其勃體加入切換訊號之功能 即可達成。 在顯不裝置150方面,RS232解碼器152可用來解碼 RS232仏號RS1 ’然後透過七段顯示器154進行顯示,讓使用 者可以看到如内建於主機板11〇中的開機檢測燈號。顯示裝置 150與主機板110之間可藉由RS232連接線相連接當不需偵 錯時,只要移除顯示裝置15〇即可。此外,值得注意的是,信 ⑩ 號切換元件116的功能可由複雜可程式邏輯元件(c〇mplex programmable logic device,簡稱 CPLD)來達成,而基板管 理控制器U4中則可利用韌體(firmware)來達成將LPC信 號轉換RS232信號的功能。 接下來,配合流程圖說明上述偵錯裝置1〇〇在偵錯時的 處理机知,請參照圖2,圖2為根據本實施例之伺服器的 偵錯方法流程圖。首先南橋晶片112傳送透過LPC傳送之 開機檢測信號至基板管理控制器114(步驟S210),然後, 201020767 _i 別⑽ 29S57twf.doc/n 基板管理控制器將開機檢測信號轉換為RS232信號(步驟 S220)。在信號轉換完成後,基板管理控制器114合透過通 用非同步收發通訊埠(UART1與UART〇)分別傳丄轉換後 之開機檢測信號(即RS1)與原本的RS232信號RS2至俨號 切換元件116(步驟S230)。接下來,信號切換元件116°會° 依據切換開關118的狀態(按鍵是否被使用者按下)判斷是 否進入偵錯模式。 若切換開關118處於偵錯模式,則彳言號切換元件116 會接收通用非同步收發通訊埠UART1所輸出的RS232信 號RS1 (步驟S260),然後將其傳送到RS232連接器117(步 驟S262)。使用者便可經由外部連接的顯示裝置15〇顯示 =碼後的RS232信號(步驟S264);若切換開關118處於正 常模式,則信號切換元件116會接收通用非同步收發通訊 埠UART0所輸出的RS232信號RS1(即原本的RS232信 號),然後信號切換元件116會傳送RS232信號RS1至 RS232連接器ιΐ7(步驟S255)。 第-- 上述圖1與圖2的操作方式可進一步簡化為一種伺服器 的偵錯方法,請參照圖3,圖3為根據本發明第二實施例 =伺服器的偵錯方法流程圖。首先,經由一低接腳數(LPC) ,面輸出一開機檢測信號(步驟S310),然後將開機檢測信 旒轉換為一符合RS232介面的RS232信號(步驟S320)。然 後’經由切換開關產生一切換信號,此切換信號即是用來 表不切換開關的狀態,例如按下按鍵或釋放按鍵(步驟 201020767 lt>08uyuu6 29857tvvf.doc/n S330)。然後,根據切換信號,決定是否輸出由開機檢測信 號所轉換的RS232信號至RS232連接器(步驟S34〇)。若 是’則使用者可經由外部的顯示裝置顯示解碼後之以说 信號(步驟S350);若否,則輸出原本的RS232信號(步驟 S260)。本偵錯方法之其餘實施細節請參照上述圖i與圖2 的說明’本技術領域具有通常知識者,在經由本發明之揭 露後應可輕易推知,在此不再贅述。 、纟示上所述,本發明將LPC介面的開機檢測信號轉換為 罾 符合RS232介面的信號,讓伺服器上的RS232連接器可以 輸出開機檢測信號,使用者可直接由RS232連接器接收開 機檢測信號並顯示對應的訊息。使用者不需打開伺服器的 外殼,便可看到開機檢測信號的燈號,了解主機板上的錯 誤碼(error code),藉此增加維修時的方便性與減少研發成 本。 而本發明另一優點在於,本發明所有元件皆使用現成 的元件,如南橋、基板控制管理器、RS232連接器及切換開 • 關等。而信號切換元件係由CPLD達成,而CPLD在Sever 領域中應用廣泛且研發過程中可以使用軟體語言修改其功能, 現僅於其中再加入切換之功能。相較於先前做法,可節省額外 元件之成本。 雖然本發明已以實施例揭露如上’然其並非用以限定 本發明,任何所屬技術領域中具有通常知識者,在不脫離 本發明之精神和範圍内,當可作些許之更動與潤飾,故本 發明之保護範圍當視後附之申請專利範圍所界定者為準。 201020767 i i>Uttuyuuo 29857twf doc/π 圖 圖式簡單說明】 圖1為根據本發明第一實施例之伺服器的偵錯裝置方塊 程圖 程圖 圖2為根據本發明第一實施例之伺服器的偵錯方法流 〇 圖3為根據本發明第二實施例之伺服器的偵錯方去节 【主要元件符號說明】 100 :偵錯裝置 110 .主機板 112 .南橋晶片 114 :基板管理控制器 116 :信號切換元件 117: RS232連接器 118 :切換開關 150 :顯示裝置 152 : RS232解碼器 154 :七段顯示器 RSI、RS2 : RS232 信號 S210〜S264 :流程圖步驟 S310〜S360 ··流程圖步驟 11JbU8Uyuu6 29857twf.doc/n then the original RS232 signal. The signal switching element 116 determines the output RS232 signal RS1 or RS232 signal RS2 to the RS232 connector 117 depending on the state of the switch 118. The original RS232 signal refers to the RS232 signal present in the conventional system, that is, the signal originally transmitted by the RS232 connector 117. In other words, in this embodiment, the signal switching component 116 on the motherboard 11 can switch between two usage states according to user requirements, one of which is the normal mode, that is, the original RS232 signal RS2 is received, and the RS232 connector 117 is The conventional operating state generally outputs the RS232 signal RS2 normally; the second is the debugging mode, at which time the signal switching component 116 receives the converted Lpc signal, and the RS232 signal RS1 is output to the RS232 connector 117, so that the user can The RS232 signal RS1 is directly captured by the RS232 connector and displayed. The mode switching of the signal switching element 116 can be switched by the switch 118, which is, for example, a button. Therefore, the user does not need to open the casing of the server, and the display device 150 can be connected to the RS232 connector η?' to see the signal number indicated by the _ _ _ _ _ _ In addition, in the embodiment, when the switch 118 is a - button, the button can be set outside the server, so that the user can switch the signal via the outside of the server. When the button is pressed, the signal switching element 116 rotates the RS232 signal RS1 to the anti-phantom connection 117. When the button is released, the signal switching element 116 rotates the #1 RS2 to RS232 connector. From another perspective, the switching of the U8 cancer can be regarded as a kind of switching signal, and the signal switching component u switches the working mode according to the switching signal to determine the 7 after the money is converted. 201020767 i5U5uwuo 29857twfd〇c/n Turn on the detection signal to the RS232 connector m. In this embodiment, the signal switching component n6 can be achieved by the reset button and the power button of the motherboard 110, and the reset button and the power button are electrically connected to the signal switching component 116. When the maintenance staff decides to switch the signal? When m enters the human error detection mode, press and hold the reset button and then press the power button. However, the axis of the signal switching element m can be achieved by the combination of the keys of the parking unit. It is an idea that all components of the present invention can use off-the-shelf components such as south bridge wafer 112, substrate management controller 114, signal switching component 116, RS232 connector and switch 118. Wait. The signal switching component can be realized by using any of the compileable logic components on the host board and adding the function of switching signals to the body. In terms of the display device 150, the RS232 decoder 152 can be used to decode the RS232 nickname RS1' and then display through the seven-segment display 154 so that the user can see the power-on detection signal number as built into the motherboard 11'. The display device 150 and the motherboard 110 can be connected by an RS232 cable. When no error is required, the display device 15 can be removed. In addition, it is worth noting that the function of the signal switching element 116 can be achieved by a complex programmable logic device (CPLD), and the firmware of the substrate management controller U4 can be utilized. To achieve the function of converting the LPC signal into an RS232 signal. Next, a description will be given of a processor of the above-mentioned debug device 1 when debugging, with reference to a flowchart. Referring to FIG. 2, FIG. 2 is a flowchart of a debug method of the server according to the present embodiment. First, the south bridge chip 112 transmits the power-on detection signal transmitted through the LPC to the substrate management controller 114 (step S210), and then, the 201020767 _i (10) 29S57twf.doc/n substrate management controller converts the power-on detection signal into an RS232 signal (step S220). . After the signal conversion is completed, the baseboard management controller 114 transmits the converted power-on detection signal (ie, RS1) and the original RS232 signal RS2 to the nickname switching component 116 through the universal asynchronous transmission/reception communication port (UART1 and UART〇), respectively. (Step S230). Next, the signal switching element 116° determines whether or not to enter the debug mode according to the state of the switch 118 (whether the button is pressed by the user). If the changeover switch 118 is in the debug mode, the semaphore switching element 116 receives the RS232 signal RS1 outputted by the general asynchronous transmission/reception communication port UART1 (step S260), and then transfers it to the RS232 connector 117 (step S262). The user can display the RS232 signal after the = code via the externally connected display device 15 (step S264); if the switch 118 is in the normal mode, the signal switching component 116 receives the RS232 output by the universal asynchronous communication transceiver UART0. The signal RS1 (i.e., the original RS232 signal) is then transmitted by the signal switching element 116 to the RS232 signal RS1 to the RS232 connector ι 7 (step S255). The operation mode of the above FIG. 1 and FIG. 2 can be further simplified as a method for detecting the error of the server. Referring to FIG. 3, FIG. 3 is a flow chart of the method for detecting the error of the server according to the second embodiment of the present invention. First, a power-on detection signal is outputted via a low pin count (LPC) (step S310), and then the power-on detection signal is converted into an RS232 signal conforming to the RS232 interface (step S320). Then, a switching signal is generated via the switch, which is used to indicate the state of the switch, such as pressing a button or releasing a button (step 201020767 lt>08uyuu6 29857tvvf.doc/n S330). Then, based on the switching signal, it is determined whether or not the RS232 signal converted by the power-on detection signal is output to the RS232 connector (step S34A). If so, the user can display the decoded signal via the external display device (step S350); if not, the original RS232 signal is output (step S260). For the details of the implementation of the present debugging method, please refer to the descriptions of the above-mentioned FIG. 1 and FIG. 2, which are generally known to those skilled in the art, and should be easily inferred after the disclosure of the present invention, and will not be further described herein. According to the above description, the invention converts the power-on detection signal of the LPC interface into a signal conforming to the RS232 interface, so that the RS232 connector on the server can output the power-on detection signal, and the user can directly receive the power-on detection by the RS232 connector. Signal and display the corresponding message. Users do not need to open the server's casing, they can see the signal of the power-on detection signal, and understand the error code on the motherboard, thereby increasing the convenience of maintenance and reducing the cost of research and development. Yet another advantage of the present invention is that all of the components of the present invention use off-the-shelf components such as a south bridge, a substrate control manager, an RS232 connector, and switching on and off. The signal switching component is achieved by the CPLD, and the CPLD is widely used in the Sever field and can be modified in software using the software language. Only the switching function is added to it. Compared to previous practices, the cost of additional components can be saved. Although the present invention has been disclosed in the above embodiments, it is not intended to limit the invention, and any one of ordinary skill in the art can make some modifications and refinements without departing from the spirit and scope of the invention. The scope of the invention is defined by the scope of the appended claims. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a block diagram of a debugger of a server according to a first embodiment of the present invention. FIG. 2 is a server diagram of a first embodiment of the present invention. FIG. 3 is a debugger section of a server according to a second embodiment of the present invention. [Main component symbol description] 100: debug device 110. Motherboard 112. Southbridge wafer 114: Baseboard management controller 116: Signal switching element 117: RS232 connector 118: changeover switch 150: display device 152: RS232 decoder 154: seven-segment display RSI, RS2: RS232 signal S210 to S264: flowchart steps S310 to S360 · flowchart step 11

Claims (1)

201020767 isueuyuuo 29857twf.doc/n 七、申請專利範圍: h —種伺服器的偵錯裝置,包括: …-南橋晶片’經由—低接腳數介面輪出—開機檢測信 號, 一基,管理控制器,耦接於該南橋晶片,用以接收該 開,檢測信號,並將該開機檢測信號轉換為一第一尺幻 信號:其中該基板控制器具有―第―步收發通訊蜂201020767 isueuyuuo 29857twf.doc/n VII. Patent application scope: h—The debugging device of the server, including: ...-South Bridge chip' through the low-pin number interface wheel--boot detection signal, one base, management controller And coupled to the south bridge chip, for receiving the opening, detecting signal, and converting the power-on detection signal into a first-size magic signal: wherein the substrate controller has a “step-by-step communication communication bee” 與-第一通用非同步收發通訊埠,並分別經由該第一通用非 同乂收&通。fl埠與該第二通用非同步收發通訊槔輸出該— RS232信號與一第二RS232信號; 一信號切換元件,耦接於該基板管理控制器與一 RS232連接器之間’用以傳送該第一脱幻信號或該第二 RS232信號至該RS232連接器;以及 一切換開關,接於該信號切換元件決定該停 號切換凡件所輸出的信號為該第—咖2信號或該第二 2.如申丄請專利範圍第1項所述之飼服器的债錯身 置’其中該信號切換元件為—複雜可程式邏輯元件。 3·如申請專利範圍第1項所述之伺服ϋ的债錯$ 置’其中仙細關為—按鍵,當按下該按鍵時,該信号 切換元件輸出該第-批232信號至該聰32連接器丄 放該按鍵時,該信號切換元件輸出該第二RS232 RS232連接器。 L就至。 4_如申請專利_第1賴述之健H的偵錯裝 12 201020767 i 〇\j〇yj7\jyju 29857twf doc/n 置,更包括-顯示裝置,輕接於該RS232連接器,用以解 碼該第-RS232信號並顯示解碼後之該第—RS232信號。 5·如申請專利範圍第4項所述之伺服器的偵錯裝 置,其中該顯示裂置包括: 一 RSg32解碼器,用以解碼該第一 RS232信號;以及 -七段顯示ϋ ’ _於該RS232解碼器,用以顯示解 碼後之該第一 RS232信號。 6,一種伺服器的偵錯方法,包括: ❹ 經由-低接腳數介面輪出一開機檢測信號; 將該開機檢測信號轉換為一 RS232信號;以及 經由一切換開關產生一切換信號;以及 根據該切換信號,決定是否輸出該RS232信號至一 RS232連接器。 、7·如中請專利範圍第6項所述之祠服器的债錯方 法,其中該開關為-按鍵,當按下該按鍵時,輸出該rs232 信號至該RS232連接n ;當釋賴按鍵時,停止輸出該 φ RS232信號至該RS232連接器。 8.如申請專利範圍第6項所述之舰器的債錯方 法,更包括: 經由該RS232連接器接收該RS232信號; 解碼該RS232信號;以及 以七段顯示态顯示解碼後之該RS232信號。And the first universal asynchronous transmission and reception communication, and respectively via the first universal non-synchronization & The second universal asynchronous communication transceiver outputs the RS232 signal and a second RS232 signal; a signal switching component is coupled between the substrate management controller and an RS232 connector to transmit the first a illusion signal or the second RS232 signal to the RS232 connector; and a switch switch, wherein the signal switching component determines that the signal output by the stop number switching device is the first coffee 2 signal or the second 2 For example, the application of the food service device described in claim 1 of the patent scope is incorrectly placed in which the signal switching element is a complex programmable logic element. 3. If the servo ϋ 债 所述 置 置 置 申请 申请 申请 申请 申请 申请 申请 申请 申请 ϋ ϋ ϋ ϋ ϋ ϋ ϋ ϋ ϋ ϋ ϋ ϋ ϋ ϋ ϋ , , , , , , , , , , , , , When the connector releases the button, the signal switching component outputs the second RS232 RS232 connector. L is here. 4_If applying for a patent _ 1st 之 之 健 H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H The first-RS232 signal and the decoded first-RS232 signal are displayed. 5. The debug device of the server of claim 4, wherein the display split comprises: an RSg32 decoder for decoding the first RS232 signal; and - a seven segment display ϋ ' _ The RS232 decoder is configured to display the decoded first RS232 signal. 6. A method for detecting a fault of a server, comprising: 轮 rotating a power-on detection signal through a low-pin number interface; converting the power-on detection signal into an RS232 signal; and generating a switching signal via a switch; and The switching signal determines whether to output the RS232 signal to an RS232 connector. 7. The method of claiming a fault of the server according to item 6 of the patent scope, wherein the switch is a - button, when the button is pressed, the rs232 signal is output to the RS232 connection n; At this time, the output of the φ RS232 signal to the RS232 connector is stopped. 8. The method of claiming a fault of a ship according to claim 6, further comprising: receiving the RS232 signal via the RS232 connector; decoding the RS232 signal; and displaying the decoded RS232 signal in a seven-segment display state. .
TW97146021A 2008-11-27 2008-11-27 Error detecting apparatus of server and error detecting method thereof TWI396969B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW97146021A TWI396969B (en) 2008-11-27 2008-11-27 Error detecting apparatus of server and error detecting method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW97146021A TWI396969B (en) 2008-11-27 2008-11-27 Error detecting apparatus of server and error detecting method thereof

Publications (2)

Publication Number Publication Date
TW201020767A true TW201020767A (en) 2010-06-01
TWI396969B TWI396969B (en) 2013-05-21

Family

ID=44832363

Family Applications (1)

Application Number Title Priority Date Filing Date
TW97146021A TWI396969B (en) 2008-11-27 2008-11-27 Error detecting apparatus of server and error detecting method thereof

Country Status (1)

Country Link
TW (1) TWI396969B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103176886A (en) * 2011-12-26 2013-06-26 英业达股份有限公司 Electronic device and display method
TWI700581B (en) * 2018-08-22 2020-08-01 神雲科技股份有限公司 Server and error detecting method thereof

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWM246701U (en) * 2003-01-20 2004-10-11 First Int Computer Inc Status display device
TW200805051A (en) * 2006-07-14 2008-01-16 Mitac Int Corp An error-detection device for mainboards and its error-detection method
TW200819971A (en) * 2006-10-27 2008-05-01 Inventec Corp Debugging method for a motherboard
US9021140B2 (en) * 2007-03-12 2015-04-28 Citrix Systems, Inc. Systems and methods for error detection
US20080228862A1 (en) * 2007-03-12 2008-09-18 Timothy Mackey Systems and Methods for End-User Experience Monitoring

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103176886A (en) * 2011-12-26 2013-06-26 英业达股份有限公司 Electronic device and display method
TWI700581B (en) * 2018-08-22 2020-08-01 神雲科技股份有限公司 Server and error detecting method thereof
US10860404B2 (en) 2018-08-22 2020-12-08 Mitac Computing Technology Corporation Server and debugging method therefor

Also Published As

Publication number Publication date
TWI396969B (en) 2013-05-21

Similar Documents

Publication Publication Date Title
US8074114B2 (en) Motherboard error detection system
TWI453596B (en) Device and method for outputting bios post code
JP2000305678A (en) Method and device for adding or removing component without turning off power source of computer system
CN101311905A (en) Debug card and debug method
JP2003076651A (en) Computer system and method of indicating operating states of peripheral devices thereof
US10083101B2 (en) Computer status diagnosis chip and computer status diagnosis system including the same
CN106844277B (en) Server and information transmission method thereof
CN101739320B (en) Error detection device of server and error detection method thereof
CN111736792A (en) Programmable logic device, control method and control system thereof and video processor
TWI361977B (en) Device and method for displaying bios post code
TW201020767A (en) Error detecting apparatus of server and error detecting method thereof
TW200532463A (en) Mapping SDVA functions from PCI express interface
CN106557408A (en) A kind of computer fault alarm system and method
US20060080078A1 (en) Adaptive device for memory simulator
TWI449926B (en) Transmitting interface and method for determining transmitting signals
TW200821823A (en) Remote monitor module for computer initialization
US20080040632A1 (en) Baseboard testing interface and testing method thereof
TW457420B (en) Single-step debugging card device applied in PCI interface and the method thereof
TW201908979A (en) Baseboard management controller information acquisition system by universal serial bus port
TWI259381B (en) Integrated device of simulation circuit and processor
US20120185616A1 (en) USB Version Recognition Device
CN217932693U (en) M.2 interface mainboard debugging module based on ESPI protocol
TWI502338B (en) A testing interposer card and method of testing
US8510477B2 (en) Protocol resolution device and method employing the same
TW201007467A (en) Interface card with hardware monitor and function extension and computer

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees