CN217932693U - M.2 interface mainboard debugging module based on ESPI protocol - Google Patents

M.2 interface mainboard debugging module based on ESPI protocol Download PDF

Info

Publication number
CN217932693U
CN217932693U CN202221616737.2U CN202221616737U CN217932693U CN 217932693 U CN217932693 U CN 217932693U CN 202221616737 U CN202221616737 U CN 202221616737U CN 217932693 U CN217932693 U CN 217932693U
Authority
CN
China
Prior art keywords
espi
interface
pin
data output
mainboard
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202221616737.2U
Other languages
Chinese (zh)
Inventor
孙晨
台德春
何轩泽
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Yingzhong Century Intelligent Technology Co ltd
Original Assignee
Shenzhen Yingzhong Century Intelligent Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Yingzhong Century Intelligent Technology Co ltd filed Critical Shenzhen Yingzhong Century Intelligent Technology Co ltd
Priority to CN202221616737.2U priority Critical patent/CN217932693U/en
Application granted granted Critical
Publication of CN217932693U publication Critical patent/CN217932693U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The application discloses M.2 interface mainboard debugging module based on ESPI agreement relates to mainboard debugging technical field, and the M.2 interface mainboard debugging module of application includes: the M.2 interface connector is connected with the mainboard, and the M.2 interface connector is used for acquiring fault data from the mainboard; the decoding module is connected with an ESPI clock pin, an ESPI enabling pin, a first ESPI data output pin, a second ESPI data output pin, a third ESPI data output pin and a fourth ESPI data output pin of the M.2 interface connector; and the display module is connected with the decoding module. The method and the device are beneficial to improving the efficiency of diagnosing the cause of the problem of the mainboard.

Description

M.2 interface mainboard debugging module based on ESPI protocol
Technical Field
The application relates to the technical field of mainboard debugging, in particular to an M.2 interface mainboard debugging module based on an ESPI protocol.
Background
A Motherboard (Motherboard) is a substrate on which a computer can operate, and many times, the computer cannot work normally because of problems of the Motherboard. When developing new products, the computer motherboard development engineers (HW, SW, DQA) all encounter various problems of not turning on the computer. At this time, it often takes a lot of time to verify that the problem of not booting is at all. The related art usually chooses to use debug tool provided by intel or AMD to verify, however, this verification method takes a lot of time.
SUMMERY OF THE UTILITY MODEL
The present application is directed to solving at least one of the problems in the prior art. Therefore, the M.2 interface mainboard debugging module based on the ESPI protocol is provided, and the efficiency of diagnosing the reason of the mainboard problem is improved.
According to the embodiment of the application, the M.2 interface mainboard debugging module based on the ESPI protocol comprises the following components:
the M.2 interface connector is connected with the mainboard, and the M.2 interface connector is used for acquiring fault data from the mainboard;
the decoding module is connected with an ESPI clock pin, an ESPI enabling pin, a first ESPI data output pin, a second ESPI data output pin, a third ESPI data output pin and a fourth ESPI data output pin of the M.2 interface connector;
and the display module is connected with the decoding module.
According to the embodiment of the application, the M.2 interface mainboard debugging module based on the ESPI protocol at least has the following beneficial effects: the M.2 interface connector is inserted into a slot formed in the mainboard, so that the M.2 interface mainboard debugging module is connected with the mainboard through the M.2 interface connector, and further fault data of the mainboard are obtained, the decoding module obtains the fault data through an ESPI clock pin, an ESPI enabling pin, a first ESPI data output pin, a second ESPI data output pin, a third ESPI data output pin and a fourth ESPI data output pin of the M.2 interface connector and decodes an ESPI protocol of the fault data, the decoded fault data are sent to the display module to be displayed, and research and development engineers can locate fault points by reading information on the display module.
According to some embodiments of the present application, the m.2 interface motherboard debugging module further includes a switch button, the switch button is connected to the first input pin of the m.2 interface connector, and the switch button is used to control the motherboard to be turned on or turned off.
According to some embodiments of the present application, the m.2 interface motherboard debugging module further includes a switch button, the switch button is connected to the first input pin of the m.2 interface connector, and the switch button is used to control the motherboard to be turned on or turned off.
According to some embodiments of the present application, the m.2 interface motherboard debugging module further includes a restart key, the restart key is connected to the second input pin of the m.2 interface connector, and the restart key is used to control the motherboard to restart.
According to some embodiments of the present application, the decoding module includes a power supply unit connected to a power input pin of the decoding unit, and a decoding unit connected to an ESPI clock pin, an ESPI enable pin, a first ESPI data output pin, a second ESPI data output pin, a third ESPI data output pin, and a fourth ESPI data output pin of the m.2 interface connector.
According to some embodiments of the present application, the decoding unit employs a decoding chip of model IT 8786E-80.
According to some embodiments of the application, the power supply unit adopts a power supply chip with a model number of SY 8003.
According to some embodiments of the application, the display module is a nixie tube.
Drawings
The above and/or additional aspects and advantages of the present application will become apparent and readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
fig. 1 is a circuit schematic diagram of an m.2 interface connector provided in an embodiment of the present application;
FIG. 2 is a circuit diagram of a decoding unit according to an embodiment of the present disclosure;
FIG. 3 is a schematic circuit diagram of a power supply unit provided in an embodiment of the present application;
FIG. 4 is a schematic circuit diagram of a switch button provided in the present application;
fig. 5 is a schematic circuit diagram of a reboot key according to an embodiment of the present application;
FIG. 6 is a schematic circuit diagram of a power indicator provided by an embodiment of the present application;
FIG. 7 is a circuit diagram of a display module according to an embodiment of the present disclosure;
fig. 8 is a module schematic diagram of an m.2 interface motherboard debugging module based on an ESPI protocol according to an embodiment of the present application.
Detailed Description
Reference will now be made in detail to the embodiments of the present application, examples of which are illustrated in the accompanying drawings, wherein like or similar reference numerals refer to the same or similar elements or elements having the same or similar function throughout. The embodiments described below with reference to the drawings are exemplary only for the purpose of explaining the present application and are not to be construed as limiting the present application.
In the description of the present application, it should be understood that the positional descriptions referred to, for example, the directions or positional relationships indicated by upper, lower, front, rear, left, right, etc., are based on the directions or positional relationships shown in the drawings, and are only for convenience of description and simplification of the description, but do not indicate or imply that the device or element referred to must have a specific direction, be constructed and operated in a specific direction, and thus, should not be construed as limiting the present application.
In the description of the present application, the meaning of a plurality is one or more, the meaning of a plurality is two or more, and larger, smaller, larger, etc. are understood as excluding the present number, and larger, smaller, inner, etc. are understood as including the present number. If the first and second are described for the purpose of distinguishing technical features, they are not to be understood as indicating or implying relative importance or implicitly indicating the number of technical features indicated or implicitly indicating the precedence of the technical features indicated.
In the description of the present application, unless otherwise expressly limited, terms such as set, mounted, connected and the like should be construed broadly, and those skilled in the art can reasonably determine the specific meaning of the terms in the present application by combining the detailed contents of the technical solutions.
The Motherboard is a base on which a computer can operate, and the problem of the Motherboard occurs in many times when the computer cannot work normally. When developing new products, computer motherboard research engineers (HW, SW, DQA) have encountered various problems of not turning on the computer. When the problem is met, a great deal of time is needed to verify that the problem is at all.
In the prior art, the debug tool provided by intel or AMD is usually used for verification, which takes a lot of time, or a hardware engineer goes to measure signals on a mainboard and also takes a little time. The earliest mainboard has a universal interface debugging module of PCI and LPC protocols, but the PCI and LPC protocols are eliminated by the new platform, and the ESPI protocol has not a mature universal interface debugging module for a while.
Based on this, this application provides an M.2 interface mainboard debugging module based on ESPI agreement, utilizes the ESPI agreement to the state of diagnosis mainboard, then shows the diagnosis result through the display module, consequently, can shorten research and development engineer debug and look for the time that the mainboard goes wrong reason, is favorable to improving work efficiency, shortens research and development cycle.
The embodiments of the present application will be further explained with reference to the drawings.
Referring to fig. 1 to 8, an m.2 interface motherboard debugging module based on an ESPI protocol according to an embodiment of the present application includes:
the M.2 interface connector is connected with the mainboard, and the M.2 interface connector is used for acquiring fault data from the mainboard;
the decoding module is connected with an ESPI clock pin, an ESPI enabling pin, a first ESPI data output pin, a second ESPI data output pin, a third ESPI data output pin and a fourth ESPI data output pin of the M.2 interface connector;
and the display module is connected with the decoding module.
The M.2 interface connector is inserted into a slot formed in the mainboard, so that an M.2 interface mainboard debugging module is connected with the mainboard through the M.2 interface connector, and further fault data of the mainboard are obtained, the M.2 interface connector transmits the obtained fault data to the decoding module through the ESPI clock pin, the ESPI enabling pin, the first ESPI data output pin, the second ESPI data output pin, the third ESPI data output pin and the fourth ESPI data output pin, so that the decoding module performs ESPI protocol decoding on the fault data, the decoded fault data are sent to the display module to be displayed, and a research and development engineer positions fault points by reading information on the display module.
It should be noted that, because the ESPI protocol pins are added to the m.2 interface connector, the detected motherboard fault signals can be transmitted to the ESPI decoding module through the pins, so that the ESPI decoding module can quickly determine the fault type and display the fault type on the display module.
It can be understood that, as shown in fig. 6, the m.2 interface motherboard debugging module further includes a power indicator light, the power indicator light is connected with the power output pin of the m.2 interface connector, and the power indicator light is used for representing the power-on state of the motherboard.
It should be noted that, in some embodiments, as shown in fig. 1, the power indicator is connected to a pin 72 (power output pin) of the m.2 interface connector, and when the m.2 interface connector is communicated with the motherboard, the m.2 interface connector controls power output to the power indicator through the detected power state of the motherboard, so that the power state of the motherboard can be determined by whether the power indicator is on for a long time.
Illustratively, when the problem of black screen of the main board is encountered, the power indicator is observed to be normally on, which indicates that the main board is powered on, so that research personnel can immediately eliminate the reason of black screen caused by power failure of the main board. Compare in prior art use tool (like universal meter, oscilloscope) go to measure whether the mainboard switches on, the M.2 interface mainboard debugging module of this application only need see the LED lamp can judge mainboard on-state, convenient high efficiency more.
It can be understood that, referring to fig. 4, the m.2 interface motherboard debugging module further includes a switch button, the switch button is connected to the first input pin of the m.2 interface connector, and the switch button is used for controlling the motherboard to be turned on or turned off.
It can be understood that, referring to fig. 5, the m.2 interface motherboard debugging module further includes a restart key, where the restart key is connected to the second input pin of the m.2 interface connector, and the restart key is used to control the motherboard to restart.
It should be noted that, in some embodiments, as shown in fig. 1, the switch button is connected to the pin 46 (first input pin) of the m.2 interface connector, and the restart button is connected to the pin 44 (second input pin) of the m.2 interface connector, so that in the process of actually debugging the motherboard, the motherboard is easily affected by various factors to cause a crash or a black screen, and at this time, when the m.2 interface connector is communicated with the motherboard, the m.2 interface motherboard debugging module can send a power-on instruction or a power-off instruction or a restart instruction to the computer through the switch button and the restart button of the present application, so as to control the computer to perform a power-on/off operation or a restart operation.
It can be understood that, as shown in fig. 1 to 3, the decoding module includes a power supply unit and a decoding unit, the power supply unit is connected to a power input pin of the decoding unit, and the decoding unit is connected to an ESPI clock pin, an ESPI enable pin, a first ESPI data output pin, a second ESPI data output pin, a third ESPI data output pin, and a fourth ESPI data output pin of the m.2 interface connector.
It should be noted that, for example, the power supply unit is connected to 25 pins (power input pin) of the decoding unit, the power supply unit is configured to supply power to the decoding unit, and the pin 58 (ESPI clock pin), the pin 60 (ESPI enable pin), the pin 62 (fourth ESPI data output pin), the pin 66 (first ESPI data output pin), the pin 68 (second ESPI data output pin), and the pin 70 (third ESPI data output pin) of the m.2 interface connector are respectively connected to the pin 17, the pin 18, the pin 19, the pin 20, the pin 22, and the pin 23 of the decoding unit.
IT is understood that the decoding unit employs a decoding chip of model IT 8786E-80.
IT should be noted that the decoding chip of IT8786E-80 uses ESPI protocol for decoding.
It can be understood that the power supply unit adopts a power supply chip with model number SY 8003.
It is understood that the display module is a nixie tube.
It should be noted that, in some embodiments, as shown in fig. 1 and fig. 7, the nixie tube is connected to pins 2, 56, 58, 59, 60, 61, 62, 63, and 64 of the decoding unit.
It should be noted that the diagnosis principle of the m.2 interface motherboard debugging module based on the ESPI protocol in the present application is as follows: the M.2 interface connector obtains a state code in the starting process of the BIOS of the mainboard, the M.2 interface connector sends the state code to the decoding unit, the decoding unit analyzes the state code and sends the analyzed state code to the display module, the M.2 interface mainboard debugging module controls the mainboard to drive the display module to display the analyzed state code, and research personnel locate a computer fault point according to the analyzed state code and by combining with a quick look-up table of the meaning of the BIOS state code.
For example, the display module 2A indicates that the computer CPU is not operating.
Illustratively, the display module displays 55 that no computer memory has been detected.
The application process of the debugging module of the m.2 interface motherboard of the present application is described in a specific embodiment as follows:
referring to fig. 8, one end of the m.2 interface connector is toothed, when the m.2 interface mainboard debugging module of the present application is used, the toothed portion of the m.2 interface mainboard debugging module is inserted into a slot formed in a mainboard, so that the m.2 interface mainboard debugging module is connected with the mainboard through the m.2 interface connector, therefore, the m.2 interface mainboard debugging module can acquire a state information code of the mainboard through the m.2 interface connector and transmit the state information code to the decoding module for decoding, the decoding module transmits the decoded state information code to the display module for displaying, and a research and development engineer can locate a fault point by reading information on the display module.
Other components and operation of play sets according to the present application are known to those of ordinary skill in the art and will not be described in detail herein.
The embodiments of the present application have been described in detail with reference to the drawings, but the present application is not limited to the embodiments, and various changes can be made within the knowledge of those skilled in the art without departing from the gist of the present application.

Claims (8)

1. The utility model provides a M.2 interface mainboard debugging module based on ESPI agreement which characterized in that is applied to the mainboard, M.2 interface mainboard debugging module includes:
the M.2 interface connector is connected with the main board, and the M.2 interface connector is used for acquiring fault data from the main board;
the decoding module is connected with an ESPI clock pin, an ESPI enabling pin, a first ESPI data output pin, a second ESPI data output pin, a third ESPI data output pin and a fourth ESPI data output pin of the M.2 interface connector;
and the display module is connected with the decoding module.
2. The m.2 interface motherboard debugging module according to claim 1, further comprising a power indicator light connected to a power output pin of the m.2 interface connector, wherein the power indicator light is used for indicating a power-on state of the motherboard.
3. The m.2 interface motherboard debugging module according to claim 1, wherein the m.2 interface motherboard debugging module further comprises a switch button, the switch button is connected to the first input pin of the m.2 interface connector, and the switch button is used to control the motherboard to power on or off.
4. The m.2 interface motherboard debugging module of claim 1, further comprising a restart key, wherein the restart key is connected to the second input pin of the m.2 interface connector, and the restart key is used to control the motherboard to restart.
5. The m.2 interface motherboard debugging module of claim 1, wherein the decoding module comprises a power supply unit and a decoding unit, the power supply unit is connected with a power input pin of the decoding unit, and the decoding unit is connected with an ESPI clock pin, an ESPI enable pin, a first ESPI data output pin, a second ESPI data output pin, a third ESPI data output pin, and a fourth ESPI data output pin of the m.2 interface connector.
6. The M.2 interface mainboard debugging module of claim 5, wherein the decoding unit employs a decoding chip of model IT 8786E-80.
7. The M.2 interface mainboard debugging module of claim 5, wherein the power supply unit adopts a power supply chip with model number SY 8003.
8. The m.2 interface motherboard debugging module of claim 1, wherein said display module is a nixie tube.
CN202221616737.2U 2022-06-24 2022-06-24 M.2 interface mainboard debugging module based on ESPI protocol Active CN217932693U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202221616737.2U CN217932693U (en) 2022-06-24 2022-06-24 M.2 interface mainboard debugging module based on ESPI protocol

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202221616737.2U CN217932693U (en) 2022-06-24 2022-06-24 M.2 interface mainboard debugging module based on ESPI protocol

Publications (1)

Publication Number Publication Date
CN217932693U true CN217932693U (en) 2022-11-29

Family

ID=84185521

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202221616737.2U Active CN217932693U (en) 2022-06-24 2022-06-24 M.2 interface mainboard debugging module based on ESPI protocol

Country Status (1)

Country Link
CN (1) CN217932693U (en)

Similar Documents

Publication Publication Date Title
CN100412804C (en) Method and system for recognizing error codes of failure diagnosis card for main board
US8074114B2 (en) Motherboard error detection system
CN107656856B (en) CPLD-based system state display method and device
CN100375054C (en) Monitoring diagnosis device of computer main board failure
CN101311905A (en) Debug card and debug method
US20080046706A1 (en) Remote Monitor Module for Computer Initialization
US8954629B2 (en) Adapter and debugging method using the same
CN104679626A (en) System and method for debugging and detecting BIOS (Basic Input / Output System)
US20050172038A1 (en) System and method for processing computer I/O port POST codes
JP2002358212A (en) Microcomputer with debugging support function
CN217932693U (en) M.2 interface mainboard debugging module based on ESPI protocol
CN1244864C (en) Information processing system with debug function on initializing and its method
CN101872321B (en) Main board fault diagnosis card
CN104424086B (en) Computer error detection module and method
CN108681497B (en) CPCI bus testing device and method
CN116627729A (en) External connection cable, external connection cable in-place detection device, startup self-checking method and system
CN212112452U (en) Debugging card
US8635502B2 (en) Debug card and method for diagnosing faults
CN107122276B (en) Operation state output circuit and operation state output method
CN110321171B (en) Startup detection device, system and method
CN113849267A (en) Virtual display method, system, terminal and storage medium for display card
CN108255732B (en) Method for tracking running state of single chip microcomputer system
US20070239976A1 (en) Message displaying system and method
TWI396969B (en) Error detecting apparatus of server and error detecting method thereof
TW200921367A (en) Apparatus and method for fault diagnosis and monitor of motherboard

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant