TW200929455A - Wafer level stacked die packaging - Google Patents
Wafer level stacked die packaging Download PDFInfo
- Publication number
- TW200929455A TW200929455A TW097139680A TW97139680A TW200929455A TW 200929455 A TW200929455 A TW 200929455A TW 097139680 A TW097139680 A TW 097139680A TW 97139680 A TW97139680 A TW 97139680A TW 200929455 A TW200929455 A TW 200929455A
- Authority
- TW
- Taiwan
- Prior art keywords
- adhesive
- semiconductor
- die
- viscous
- microelectronic
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83194—Lateral distribution of the layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83856—Pre-cured adhesive, i.e. B-stage adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Die Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Description
200929455 九、發明說明: 【發明所屬^技術領域】 發明領域 本發明係有關堆疊的微電子裝置,及其製造方法。 5 【先前技術】 發明背景 堆疊的晶粒封裝典型會有三種形式的任一種:角錐構 形,倒反的角錐構形,及同尺寸晶粒構形。在一角錐構形 _ 中’其頂部晶粒係小於底部晶粒。而在倒反的角錐構形中 10則為相反的情況。或者,該等晶粒可為相同的尺寸。在所 有的堆疊晶粒構形中黏劑典型會被塗佈來將該等頂部 和底部晶粒附接在一起。當有一較大晶粒在頂部之倒反角 錐的情況下,時常需要包含一間隔物,其會在封裝體組合 製程中帶來二分開且添加的晶粒附接步驟。間隔物係由數 15種不同類型的材料所製成,包括以石夕和聚合物為基礎的預 _ s界定帶等。電連接則係藉將晶粒上的電極接結於用以連 接該基座的導線而來提供。 t 明内j 發明概要 2〇 依據本發明的實施例,一堆疊晶粒封裝體包含至少二 個微電子半導體晶粒,一個固定在另一個頂上。一在底部 曰曰粒頂上的黏性壁會在一底部和頂部晶粒之間形成一空氣 隙。在一實施例中,該黏性壁係呈一矩形的形狀,並形成 環繞一位在該晶粒上方中央之中空區域的周緣。在另一實 5 200929455 施例中,該黏性壁可為c形’ v形,H形成x形等等諸多構形。 該頂部晶粒係被固定在該黏性壁上來造成堆疊晶粒。在一 特定實施例中’該純壁會在該二晶粒之間提供一與該壁 的寬度之比為至少1 : 1的厚度。該等堆疊晶粒係被安裝在 5 -基座上。結線會將該各晶粒_面連接於該基座。該堆 疊晶粒封裝體能被包封在一成型於該第一和第二半導體晶 粒上之非導電性材料中。該封裝體更可包含導電焊球等附 接於該基壁之一底面以便電連接。 依據一製造方法’ 一黏性墊的圖案會被沈積在一半導 10體晶圓的主動表面上。可能的黏劑圖案係為一黏劑環的陣 列’或-黏劑的幾何形狀實心塊之陣列。然後該晶圓會被 切割來將其分開成個別的第一半導體晶粒,各晶粒上皆具 有一黏性墊。各第一半導體晶粒的背面可被附接於—基 座。一第二半導體晶粒會被附接於該第一半導體晶粒上的 15黏性整頂上來形成一堆疊晶粒封裳體。導線接結蜗可被進 行來將該第二半導體晶粒電附接於該基座。以非導電材料 來覆蓋成型該第-和第二半導體晶粒的疊塊會包封該等個 別的封裝體。在一較佳實施例中,於沈積一黏劑圖案之前 該晶圓可被背磨。該方法可更包括在切割該晶圓之前先部 20 份地固化該黏劑。 典型會被該黏劑層所賦予之該底部晶粒的晶粒表面上 之應力係可藉僅使用一黏性壁而保留一沒有黏劑的空氣隙 區來被減小。對該半導體晶圓的主動表面塗敷該黏劑會提 供一種有效率的製造方法。本發明的其它目的和優點將可 200929455 2…圖式參閱以下本發明之目前較佳實施例的描述時更 易瞭解。 圖式簡單說明 5 Ο 10 15 ❹ 20 本發明的上述特徵將可配合所附圖式參閱以下詳細說 明而更容易瞭解,其中: " 第Α考1Β圖為依據本發明實施例之一中間半 品的平面圖。 良 _第2圖係為第1 A圖之產品在切割成個別 晶粒之後的平 面示意圖。 第3圖為|獨晶粒附接於—基座之後的側視示意圖。 第4圖為第3圖之晶粒在導線接結之後的側視示意圖。 第5圖為第4圖之晶粒在頂部晶粒附接之後的側視示意圖。 第6圖為第5圖之堆疊晶粒在頂部晶粒導線接結之後的 侧視不意圖。 第7圖為第6圖的堆疊晶粒在覆蓋成型之後的側視示意圖。 第8圖為第7圖的堆疊晶粒在焊球附接之後的侧視示意圖。 第9圖為本發明之一實施例的用以製造堆疊晶粒的方 法之流程圖。 【Λ 較佳實施例之詳細說明 為能以一量產方法來製造一堆疊晶粒封裝體,一起始 材料可為一如誘領域中所泛知的半導體晶圓。該典型的半 導體晶圓是由矽所製成。一微電子電路的陣列會被形成於 該半導體晶圓上。典型地,該電路陣列係被以多數橫排和 7 200929455 直列之個別的微電子電路來形成。該半導體晶圓包含一主 動表面其上可被製成導線連接物,並有一背面可供安裝。 當厚度會造成問題時,一背磨製程可被進行於該載有電路 的晶圓上,以使其和所製成的晶粒更薄些。 5 依據本發明之一態樣,如第9圖所示,黏性墊Ua、ub 等會被沈積100在該半導體晶圓的主動表面上,其中每一黏 性墊11a、lib會與該等個別的微電子電路之一者對準。該 等黏性墊lla、llb係為一定量的黏劑而具有一厚度使其能 有利地作為一封裝體的底部晶粒和頂部晶粒之間的間隔物。 1〇 該黏性墊可被以多種方法之任一者來佈設於該晶圓 Λ等方法包括網幕印刷或光微影法。該黏性材料可被 選自許多適用於製造微電子構件的黏劑之任一種。該等黏 劑可包含例如聚醯亞胺或苯環丁烯(BCB)。該要被用作一間 隔物之黏劑的厚度乃取決於一特定封裝用途之石夕晶粒的幾 何特徵就—堆疊晶粒其中較小的晶粒係被置於頂上者而 言,—較小厚度的間隔物是可接受的,例如,在5至2〇^1111 範圍内在一較大晶粒係被置於較小晶粒頂上來形成一堆 叠封裝體的實施例中,則該黏劑的厚度可例如在50至75μιη 之^。此一厚黏性塾可較適合藉由網幕印刷法來敷設。本 2發月的方法和產品可使用任何厚度的黏性塾其能被用來製 造一可用的裝置。 依據一如第1Α圖中所示的實施例,該等黏性墊Ua係為 1劑裒或黏劑會形成一壁而留下—中空區域⑶立於各晶 粒上方的中央,如第1A圖所示。此中空的中央部份13會留 200929455 下-空氣隙,其將不會以一正常係與該黏劑有關連的方式 來造成該底部晶粒的應力。以有機材料為基礎的間隔物會 在-堆疊晶粒封裝體中的底部石夕晶粒之頂面上致生熱機械 剪切應力。此剪切應力的大小將取決於該材料性質,間隔 5物的形狀和介面黏著面積。此剪切應力可能會使該石夕晶粒 内4的内層結構及/或晶粒純化層造成剝離及/或破裂。該等 黏劑環會減少其黏著面積,故乃被設計來減少此等剪切應 力。該黏劑似如一壁其會形成圍繞該中空中央部份的周 緣。在第1A圖的實施例中,該黏劑環係呈矩形的形狀。可 10以推知在特定實施例中,該壁之厚度(高度)對寬度之一標定 的高寬比應為1比1。該黏性壁的實際高寬比將取決於該底 部晶粒的幾何特徵和用途的類型。此等壁亦可被用來造成 形狀不同於環的接墊,其仍會造成一空氣隙並得到類似之 減少應力的優點。該等形狀係不可勝數,包括C形、η形、 15 V形、或X等及其它者。 依據一變化實施例譬如第1Β圖中所示者,該等黏性墊 lib係被幾何地成形為實心的黏劑塊。示於第1Β圖中的形狀 係為一矩形的黏劑塊。顯然地,一卵形或其它形狀亦可同 樣被使用。 20 依據一較佳實施例,各黏性墊係被設在一微電子電路 上但在被接墊15等所設定的邊界内,該等接墊15係沿一晶 粒的周緣來被使用。故,用於該微電子電路的接墊15會曝 露而可由該黏性墊的周緣外部接近。當該等黏性墊被沈積 後,一中間半導體產品即告完成可供進一步用於堆疊晶粒 9 200929455 封裝體的製造。 該製造方法的後續步驟係部份地固化1〇2該黏劑來將 ' 之帶至其B階段。該B階段係為在一熱固性樹脂反應中之一 中間階段’其中該塑體會保持在一柔軟狀態。該中間半導 5 體產品嗣會準備個體化。該個體化製程1〇4典型包括將該晶 圓鋸切成個別的晶粒20,如第2圖所示。每一晶粒2〇包含一 微電子電路及已被沈積其上的黏性墊11&、Ub。 - 該等個別的晶粒㈣可被檢取並置於一基座3〇上^ 一適 當的吸取喷嘴會被用來容納該有黏性墊設於其上的電路。 ❹ 10在該基座30上之一急促固化或低溫固化黏劑32會將該晶粒 20的底部附接106於該基座。該基座30可為一基材或引線框 或其它用以支樓一堆疊晶粒封裝體的適當底座。該急促固 化或低溫固化黏劑32嗣可被固化,而不會完全固化該晶粒 20上的黏性墊11a,lib。該固化可在一比固化該黏性墊更 15 低的溫度進行’或該固化能在一很短的時間内進行而使該 黏性墊不會固化。標準的晶粒附接材料譬如ABLESTIK 84-1會在一比完全固化例如聚醯亞胺或bcb等黏劑更低甚 〇 多的溫度下被固化。例如,一晶粒附接材料若在125。〇至150 C的溫度下大約1小時可被固化。另·一方面,用於該黏性塾 20 的BCB或聚醯亞胺乃可在300°C以上超過30分鐘至1小時才 被固化。 在將該底部晶粒附接於基座之後,將該晶粒附接於該 基座的黏劑會被固化108而不會固化該黏性墊。即,於此低 溫或快速固化時,該黏性墊可保留在其B階段。在此時,導 10 200929455 線接結110可被進行來將底部晶粒上的接墊連接於該基 座,如第4圖所示。 5 e 10 15 ❹ 20 一頂部晶粒50嗣會準備附接12於後底部晶粒20上。該 頂部晶粒50係被置於該黏性墊11a、lib上,如第5圖所示。 該B階段的黏性墊之完全固化114嗣會進行來固接該堆疊晶 粒封裝體的底部和頂部晶粒。由該頂部晶粒50至該基座30 的導線接結lib嗣可被完成,如第6圖所示。覆蓋成型118會 以一非導電性材料來包封該堆疊晶粒封裝體,如第7圖所 示。覆蓋成型係可例如使用一標準的轉移成型製法來進 行。視該封裝體的類型及所用的基座而定,在此時係可進 行焊球附接於該基座的底部’而來提供用以進入該等微電 子裝置的傳導點,如第8圖所示。 依據本發明的實施例,當一黏性壁被用來形成該黏性 墊時,一空氣隙80會保留在該底部晶粒和頂部晶粒之間。 尤其是,當一黏劑環11a被形成時,該空氣隙8〇會位於其中 央。此乃可釋除該中央區域之會與—黏劑連接有關連的應力。 當然,應請瞭解對前述較佳實施例的各種變化和修正 將可為精習於該技術者輕易得知。例如,依據本發明的堆 昼晶粒封裝舰被以-相對於底部晶粒較小或較大的頂部 晶粒來製成。i,該封裝體的基座可為—半導體基材或一 引線框,乃視所需的封裝體而^。又,添加的晶粒層亦可 被含括而使多數個晶粒被使用上述方法來堆叠。這些及其 它的變化將能被實施而不超出本發明的精神與範圍,且不 減損其_帶的優點。因此該等變化和修正應要被以下申 11 200929455 請專利範圍所涵蓋。 c圖式簡單說明3 第1A和1B圖為依據本發明實施例之一中間半導體產 品的平面圖。 5 第2圖係為第1A圖之產品在切割成個別晶粒之後的平 面示意圖。
第3圖為一單獨晶粒附接於一基座之後的側視示意圖。 第4圖為第3圖之晶粒在導線接結之後的側視示意圖。 第5圖為第4圖之晶粒在頂部晶粒附接之後的側視不意圖。 10 第6圖為第5圖之堆疊晶粒在頂部晶粒導線接結之後的 側視示意圖。 第7圖為第6圖的堆疊晶粒在覆蓋成型之後的側視示意圖。 第8圖為第7圖的堆疊晶粒在焊球附接之後的側視示意圖。 第9圖為本發明之一實施例的用以製造堆疊晶粒的方 15 法之流程圖。 【主要元件符號說明】 32.. .黏劑 70.. .非傳導性材料 80.. .空氣隙 100〜120...各步驟
Q 11a,b...黏性墊 13.. .中空區域 15…接墊 20,50...晶粒 30.. .基座 12
Claims (1)
- 200929455 十、申請專利範圍: 1. 一種堆疊晶粒封裝體,包含: 一第一微電子半導體晶粒; 一黏性壁設在該晶粒頂上而形成一周緣圍繞該晶 粒上方之一位於中央的中空區域;及 一第二微電子半導體晶粒固定在該黏性壁頂上。1020 2. 如申請專利範圍第1項之堆疊晶粒封裝體,更包含一基 座其上係以一黏劑來附接該第一微電子半導體,而該黏 劑會在該黏性壁中的黏劑固化之前先固化。 3. 如申請專利範圍第2項之堆疊晶粒封裝體,更包含結線 等連接於該第一微電子半導體晶粒之一頂部表面與該 基座之間。 4. 如申請專利範圍第3項之堆疊晶粒封裝體,更包含結線 等連接於該第二微電子半導體晶粒之一頂部表面與該 基座之間。 5. 如申請專利範圍第4項之堆疊晶粒封裝體,更包含非傳 導性材料成型覆蓋於該’第一和第二半導體晶粒上。 6. 如申請專利範圍第5項之堆疊晶粒封裝體,更包含傳導 性球體附接於該基座之一底部表面。 7. 如申請專利範圍第1項之堆疊晶粒封裝體,其中該黏性 壁係呈一矩形壁的形狀。 8. —種用以製造堆疊晶粒的方法,包含: 提供一半導體晶圓其具有一主動表面與一背後表面; 沈積一黏性墊的圖案於該半導體晶圓之主動表面 13 200929455 上;及 將該晶粒個體化成個別的第一半導體晶粒,各晶粒 上具有一黏性墊。 9. 如申請專利範圍第8項之方法,更包含將多數個該第— 5 半導體晶粒之每—者的該背後表面附接於一基座。 10. 如申請專利範圍第9項之方法,其中有一低温黏劑將該 各第一半導體晶粒附接於其基座,並更包含以一不足以 完全固化該黏性墊的溫度來固化該低溫黏劑。 11·如申請專利範圍第9項之方法,其中有—急促固化點劑 10 將該各第一半導體晶粒附接於其基座,並更包含固化該 急促固化黏劑而不固化該黏性塾。 12.如申請專利範圍第1〇項之方法,更包含將一第二半導體 晶粒附接於該各第一半導體晶粒上的黏性墊頂上並完 全地固化該黏性墊。 15丨3.如申請專利範圍第12項之方法,更包含將各第二半導體 晶粒以導線接結於在其各自的第一半導體晶粒底下之 該基座。 14.如申請專利範圍第13項之方法,更包含覆蓋成型一非傳 導性材料於該各第一與第二半導體晶粒疊塊上。 20 I5.如申請專利範園第8項之方法,更包含在個體化該晶圓 之前先部份地固化該等黏性墊。 16. 如申請專利範園第8項之方法,更包含在沈積黏劑圖案 之前先背磨該晶圓。 17. 如申請專利範園第8項之方法,其中該各黏性墊包含一 200929455 黏劑形成的環。 18. 如申請專利範圍第8項之方法,其中該各黏性墊係被幾 何狀地成形為一實心塊體。 19. 一種中間半導體產品,包含: 5 —半導體晶圓具有一背後表面與一主動表面,該半 ' 導體晶圓含有一由互相隔開之個別微電子電路等所形 * 成的陣列;及 一黏性墊的圖案設在該半導體晶圓的主動表面 〇 上,而被對準成使各微電子電路位於一該黏性墊的底下。 10 20.如申請專利範圍第19項之中間半導體產品,其中該黏劑 J系被部份地固化至B階段。 21. 如申請專利範圍第19項之中間半導體產品,其中該各黏 性墊包含一黏劑形成的環。 22. 如申請專利範圍第19項之中間半導體產品,其中該各黏 15 性墊係被幾何狀地成形為一實心塊體。 23. 如申請專利範圍第19項之中間半導體產品,其中該各黏 ® 性墊包含一黏性壁在該主動表面上具有一寬度,且由該 主動表面至該壁之一頂部具有一厚度,而該厚度對該寬 度之比係為至少1 : 1。 20 24. —種堆疊晶粒封裝體,包含: 一第一微電子半導體晶粒; 一黏性壁設在該晶粒頂上而在該晶粒上具有一寬 度且由該晶粒至該壁之一頂部具有一厚度,其中該厚度 對該寬度之比係為至少1 : 1 ;及 15 200929455 一第二微電子半導體晶粒固定在該黏性壁頂上,而 以該壁厚度來與該第一半導體晶粒分開。 25.如申請專利範圍第24項之堆疊晶粒封裝體,更包今一基 座其上係以一黏劑來附接該第一微電子半導體,而該黏 5 劑會在一比該黏性壁中之黏劑更低的溫度固化。16
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/874,083 US7829379B2 (en) | 2007-10-17 | 2007-10-17 | Wafer level stacked die packaging |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200929455A true TW200929455A (en) | 2009-07-01 |
TWI400779B TWI400779B (zh) | 2013-07-01 |
Family
ID=40562660
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW097139680A TWI400779B (zh) | 2007-10-17 | 2008-10-16 | 晶圓級堆疊晶粒封裝技術 |
Country Status (3)
Country | Link |
---|---|
US (2) | US7829379B2 (zh) |
TW (1) | TWI400779B (zh) |
WO (1) | WO2009051975A2 (zh) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7691668B2 (en) * | 2006-12-19 | 2010-04-06 | Spansion Llc | Method and apparatus for multi-chip packaging |
US9215519B2 (en) | 2010-07-30 | 2015-12-15 | Invensense, Inc. | Reduced footprint microphone system with spacer member having through-hole |
US8841738B2 (en) | 2012-10-01 | 2014-09-23 | Invensense, Inc. | MEMS microphone system for harsh environments |
US9263377B2 (en) * | 2012-11-08 | 2016-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | POP structures with dams encircling air gaps and methods for forming the same |
US10032662B2 (en) * | 2014-10-08 | 2018-07-24 | Taiwan Semiconductor Manufacturing Company | Packaged semiconductor devices and packaging methods thereof |
KR102555721B1 (ko) | 2018-08-20 | 2023-07-17 | 삼성전자주식회사 | 플립 칩 본딩 방법 |
US11528808B2 (en) * | 2018-12-03 | 2022-12-13 | X Display Company Technology Limited | Printing components to substrate posts |
US11482979B2 (en) | 2018-12-03 | 2022-10-25 | X Display Company Technology Limited | Printing components over substrate post edges |
US11217499B2 (en) * | 2019-06-21 | 2022-01-04 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and method for manufacturing the same |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3851221A (en) | 1972-11-30 | 1974-11-26 | P Beaulieu | Integrated circuit package |
US4103318A (en) | 1977-05-06 | 1978-07-25 | Ford Motor Company | Electronic multichip module |
US4361261A (en) | 1978-11-22 | 1982-11-30 | Kulicke & Soffa Industries, Inc. | Apparatus for wire bonding |
US4444349A (en) | 1981-05-04 | 1984-04-24 | Kulicke & Soffa Industries, Inc. | Wire bonding apparatus |
US4567643A (en) | 1983-10-24 | 1986-02-04 | Sintra-Alcatel | Method of replacing an electronic component connected to conducting tracks on a support substrate |
US4586642A (en) | 1985-05-13 | 1986-05-06 | Kulicke And Soffa Industries Inc. | Wire bond monitoring system |
US4730232A (en) | 1986-06-25 | 1988-03-08 | Westinghouse Electric Corp. | High density microelectronic packaging module for high speed chips |
US4763188A (en) | 1986-08-08 | 1988-08-09 | Thomas Johnson | Packaging system for multiple semiconductor devices |
JPS63126661A (ja) | 1986-11-17 | 1988-05-30 | Suzuki Motor Co Ltd | ピストンの製造方法 |
JPS63128736A (ja) | 1986-11-19 | 1988-06-01 | Olympus Optical Co Ltd | 半導体素子 |
JPS63244654A (ja) | 1987-03-31 | 1988-10-12 | Toshiba Corp | 樹脂封止型集積回路装置 |
KR970003915B1 (ko) | 1987-06-24 | 1997-03-22 | 미다 가쓰시게 | 반도체 기억장치 및 그것을 사용한 반도체 메모리 모듈 |
US5040052A (en) | 1987-12-28 | 1991-08-13 | Texas Instruments Incorporated | Compact silicon module for high density integrated circuits |
US5026667A (en) | 1987-12-29 | 1991-06-25 | Analog Devices, Incorporated | Producing integrated circuit chips with reduced stress effects |
US5025306A (en) | 1988-08-09 | 1991-06-18 | Texas Instruments Incorporated | Assembly of semiconductor chips |
US5172215A (en) | 1990-03-06 | 1992-12-15 | Fuji Electric Co., Ltd. | Overcurrent-limiting type semiconductor device |
JPH0456262A (ja) | 1990-06-25 | 1992-02-24 | Matsushita Electron Corp | 半導体集積回路装置 |
US5177032A (en) | 1990-10-24 | 1993-01-05 | Micron Technology, Inc. | Method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape |
US5140404A (en) | 1990-10-24 | 1992-08-18 | Micron Technology, Inc. | Semiconductor device manufactured by a method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape |
US5176311A (en) | 1991-03-04 | 1993-01-05 | Kulicke And Soffa Investments, Inc. | High yield clampless wire bonding method |
US6492699B1 (en) * | 2000-05-22 | 2002-12-10 | Amkor Technology, Inc. | Image sensor package having sealed cavity over active area |
SG97938A1 (en) | 2000-09-21 | 2003-08-20 | Micron Technology Inc | Method to prevent die attach adhesive contamination in stacked chips |
JP2002100588A (ja) | 2000-09-22 | 2002-04-05 | Shinkawa Ltd | 半導体装置の製造方法 |
US6503776B2 (en) | 2001-01-05 | 2003-01-07 | Advanced Semiconductor Engineering, Inc. | Method for fabricating stacked chip package |
US6661083B2 (en) | 2001-02-27 | 2003-12-09 | Chippac, Inc | Plastic semiconductor package |
US20020140073A1 (en) | 2001-03-28 | 2002-10-03 | Advanced Semiconductor Engineering, Inc. | Multichip module |
US6514795B1 (en) | 2001-10-10 | 2003-02-04 | Micron Technology, Inc. | Packaged stacked semiconductor die and method of preparing same |
US6649446B1 (en) | 2001-11-29 | 2003-11-18 | Clarisay, Inc. | Hermetic package for multiple contact-sensitive electronic devices and methods of manufacturing thereof |
US6896760B1 (en) | 2002-01-16 | 2005-05-24 | Micron Technology, Inc. | Fabrication of stacked microelectronic devices |
CN1251318C (zh) | 2002-02-25 | 2006-04-12 | 精工爱普生株式会社 | 半导体芯片、半导体装置和它们的制造方法以及使用它们的电路板和仪器 |
US6867500B2 (en) * | 2002-04-08 | 2005-03-15 | Micron Technology, Inc. | Multi-chip module and methods |
US6682955B2 (en) * | 2002-05-08 | 2004-01-27 | Micron Technology, Inc. | Stacked die module and techniques for forming a stacked die module |
KR100506035B1 (ko) | 2003-08-22 | 2005-08-03 | 삼성전자주식회사 | 반도체 패키지 및 그 제조방법 |
TWI222192B (en) | 2003-09-04 | 2004-10-11 | Advanced Semiconductor Eng | Substrate with net structure |
JP2005209850A (ja) * | 2004-01-22 | 2005-08-04 | Toshiba Corp | 半導体装置の設計システムと製造システム |
US20050224959A1 (en) * | 2004-04-01 | 2005-10-13 | Chippac, Inc | Die with discrete spacers and die spacing method |
JP3801601B2 (ja) * | 2004-06-15 | 2006-07-26 | シャープ株式会社 | 蓋部を備えた半導体ウェハの製造方法及び半導体装置の製造方法 |
KR20070045922A (ko) | 2005-10-28 | 2007-05-02 | 마츠시타 덴끼 산교 가부시키가이샤 | 고체 촬상장치의 제조방법 및 고체 촬상장치 |
-
2007
- 2007-10-17 US US11/874,083 patent/US7829379B2/en active Active
-
2008
- 2008-10-03 WO PCT/US2008/078778 patent/WO2009051975A2/en active Application Filing
- 2008-10-16 TW TW097139680A patent/TWI400779B/zh active
-
2010
- 2010-10-01 US US12/896,186 patent/US20110049712A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
WO2009051975A2 (en) | 2009-04-23 |
US7829379B2 (en) | 2010-11-09 |
WO2009051975A8 (en) | 2009-10-29 |
TWI400779B (zh) | 2013-07-01 |
WO2009051975A3 (en) | 2009-09-24 |
US20110049712A1 (en) | 2011-03-03 |
US20090102060A1 (en) | 2009-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200929455A (en) | Wafer level stacked die packaging | |
TWI303873B (en) | Method of making stacked die package | |
TWI345276B (en) | Dice rearrangement package structure using layout process to form a compliant configuration | |
US8247269B1 (en) | Wafer level embedded and stacked die power system-in-package packages | |
CN101409266B (zh) | 封装结构 | |
TWI353659B (en) | Water level package with good cte performance and | |
TWI302731B (en) | Filling paste structure and process for wl-csp | |
TWI288959B (en) | Chip package and wafer treating method for making adhesive chips | |
CN103515260B (zh) | 封装内封装及其形成方法 | |
US8018050B2 (en) | Integrated circuit package with integrated heat sink | |
JP4757398B2 (ja) | 半導体装置の製造方法 | |
TW200810076A (en) | Leadframe on offset stacked chips package | |
TW200939428A (en) | Multi-chip package structure and method of fabricating the same | |
TWI414027B (zh) | 晶片尺寸封裝件及其製法 | |
TW200952136A (en) | Chip stacked structure and the forming method | |
TW200950050A (en) | Semiconductor package device, semiconductor package structure, and method for fabricating the same | |
US20060270104A1 (en) | Method for attaching dice to a package and arrangement of dice in a package | |
US20070080435A1 (en) | Semiconductor packaging process and carrier for semiconductor package | |
TW201009967A (en) | Methods and systems for packaging integrated circuits with integrated passive components | |
TWI244145B (en) | Method for fabricating semiconductor package | |
TW201203404A (en) | Chip-sized package and fabrication method thereof | |
CN102157456A (zh) | 三维系统级封装方法 | |
TW200816440A (en) | Leaded stacked packages having integrated upper lead | |
TW201236073A (en) | Pre-cut wafer applied underfill film on dicing tape | |
US20080265393A1 (en) | Stack package with releasing layer and method for forming the same |