TW200818672A - Charge pump circuit and control circuit thereof - Google Patents
Charge pump circuit and control circuit thereof Download PDFInfo
- Publication number
- TW200818672A TW200818672A TW95136845A TW95136845A TW200818672A TW 200818672 A TW200818672 A TW 200818672A TW 95136845 A TW95136845 A TW 95136845A TW 95136845 A TW95136845 A TW 95136845A TW 200818672 A TW200818672 A TW 200818672A
- Authority
- TW
- Taiwan
- Prior art keywords
- switch
- voltage
- control
- coupled
- capacitor
- Prior art date
Links
Landscapes
- Dc-Dc Converters (AREA)
Abstract
Description
200818672 nLy-zuwo-0019-TW 20963twf.d〇c/n 九、發明說明: 【發明所屬之技術領域】 本發明是有關於-種電荷幫浦,且特別是有關於一種 可降低漣波雜就電荷幫浦祕及其控制電路。 【先前技術】 ,龟子叙置中在在需要各種不同準位的電源電壓, 因此系配置電荷幫浦(charge pump)電路以便利用現有的電 源電壓來產生各種不同準位的電源電壓。 -般在設計電源升壓電路時,最直接的方法是使用升 堅1C去構成升壓電路(b〇〇st如㈣。如果在驅動電流 (dnvmg current)不大的情況之下(<3〇mA),使用電荷幫浦電 路是最鮮的方法。但使用電前浦電路有—個缺點,就 是比起使用升壓電路有較A的漣波雜訊(ripplenGise),尤其 疋在輸入電壓愈接近輸出電壓時。 圖1繪示為習知的電荷幫浦電路。如圖1所示,包括 一控,器100與一電荷幫浦單元101。控制器1〇〇包含一 控制單元CU10與一比較器OP10。電荷幫浦單元1〇1包含 一電谷态102與多個開關SW11、SW13、SW14、SW15。 圖2繪示為習知圖!電荷幫浦電路之動作波形圖。請 同時參考圖1與圖2,習知的電荷幫浦電路是使用 PSM(Pulse Sldp Modulation,脈波省略調變)去控制電容器 102的充放電時間。如圖2所示,初始時,輸出電壓 的電壓值較小,比較器ΟΡΙΟ正輸入端的電壓小於負輸入 端的預設電壓Vref,此時内部震盪器會產生一時脈訊號去 控制開關SW11、SW13、SW14、SW15的導通狀能'當"開 5 200818672 I ii^-zu06-0019-TW 20963twf.doc/n 關SW11、SW14導通時,開關swl3、SW15不導通,此 日守輸入電壓Vm開始對電容器102充電;當開關SW11、 SW14導通時,開關SW13、SW15會不導通,此時電容器 102開始對負載電谷cii放電,輸出電壓v〇ut為輸入電壓 Vin與電容器1〇2之電壓和。 ^電容器102所儲存之電荷會隨著時間損耗而使得電容 器102之電壓值下降,導致輸出電壓v〇ut下降。因此重複 數個充放電週期,直到輸出電壓v〇ut的電壓值上升,比較 為όριό正輸入端的電壓大於負輸入端的預設電壓Vref。 此時PSM脈波開始作用,開關SWU、SW14保持不導通, 開關SW13、SW15保持導通。當輸出電壓v〇ut下降,比 較為ΟΡΙΟ正輸入端的電壓再度小於負輸入端的預設電壓200818672 nLy-zuwo-0019-TW 20963twf.d〇c/n IX. Description of the invention: [Technical field of the invention] The present invention relates to a charge pump, and in particular to a method for reducing chops Charge help and its control circuit. [Prior Art] In the turtle, a power supply voltage of various different levels is required, so a charge pump circuit is arranged to use the existing power supply voltage to generate power voltages of various levels. Generally, when designing the power boost circuit, the most direct method is to use the boost 1C to form the boost circuit (b〇〇st as (4). If the drive current (dnvmg current) is not large (<3 〇mA), the use of charge pump circuit is the most fresh method. But the use of electric pre-pump circuit has a disadvantage, that is, compared with the use of boost circuit, there is a more chopper noise (ripplenGise), especially at the input voltage The closer to the output voltage, Figure 1 is a conventional charge pump circuit, as shown in Figure 1, including a controller 100 and a charge pump unit 101. The controller 1 includes a control unit CU10 and A comparator OP10. The charge pump unit 1〇1 includes an electric valley state 102 and a plurality of switches SW11, SW13, SW14, and SW15. Fig. 2 is a diagram showing the operation waveform of the conventional diagram of the charge pump circuit. Referring to Figures 1 and 2, a conventional charge pump circuit uses PSM (Pulse Sldp Modulation) to control the charge and discharge time of the capacitor 102. As shown in Fig. 2, initially, the voltage of the output voltage The value is small, the voltage at the positive input of the comparator is less than the negative input The preset voltage Vref, at this time, the internal oscillator will generate a clock signal to control the conduction state of the switches SW11, SW13, SW14, SW15 'When"Open 5 200818672 I ii^-zu06-0019-TW 20963twf.doc/ When the switches SW11 and SW14 are turned on, the switches swl3 and SW15 are not turned on. The switch input voltage Vm starts to charge the capacitor 102. When the switches SW11 and SW14 are turned on, the switches SW13 and SW15 are not turned on. At this time, the capacitor 102 starts to load. The electric valley cii is discharged, and the output voltage v〇ut is the voltage sum of the input voltage Vin and the capacitor 1〇2. ^ The charge stored in the capacitor 102 will cause the voltage value of the capacitor 102 to decrease with time loss, resulting in an output voltage v〇ut Therefore, several charging and discharging cycles are repeated until the voltage value of the output voltage v〇ut rises, and the voltage of the positive input terminal is greater than the preset voltage Vref of the negative input terminal. At this time, the PSM pulse starts to function, and the switches SWU and SW14 remain. When the switch is not conducting, the switches SW13 and SW15 remain turned on. When the output voltage v〇ut falls, the voltage at the positive input terminal is again smaller than the preset voltage at the negative input terminal.
Vref之後,PSM脈波再將開關swn、SW12、swi3、 SW15的導通狀態反向,使輸入電壓Vin重新開始對電容 器102充電,使輸出電壓v〇ut再度上升,比較器〇ρι〇正 輸入端的電壓再度大於負輸入端的預設電壓vref(>PSM脈 波會重複此動作,將輸出電壓v〇ut維持在一定電壓值。 為了更突顯習知電荷幫浦電路的缺點,假設輸入電壓 Vin為5V’所需輸出電壓v〇ut為8V,因此目標電容器1〇2 的電壓為3V。一開始由内部震盪器反覆切換開關swu、 SW13、SW14、SW15對電容器1〇2充電,使電容器1〇2 之電壓大於3V,也就是使輸出電壓v〇ut大於8V。 然而習知電荷幫浦電路在對電容器102充電時,由於 缺少一個控制電路,電容器102會被過度充電至5V,也就 ΓAfter Vref, the PSM pulse reverses the conduction states of the switches swn, SW12, swi3, and SW15, causing the input voltage Vin to restart charging the capacitor 102, causing the output voltage v〇ut to rise again, and the comparator 〇ρι〇 is positively input. The voltage is again greater than the preset voltage vref of the negative input terminal (> the PSM pulse wave repeats this action to maintain the output voltage v〇ut at a certain voltage value. To further highlight the shortcomings of the conventional charge pump circuit, assume that the input voltage Vin is The required output voltage v〇ut of 5V' is 8V, so the voltage of the target capacitor 1〇2 is 3V. At the beginning, the internal oscillator is repeatedly switched by the switches swu, SW13, SW14, SW15 to charge the capacitor 1〇2, so that the capacitor 1〇 The voltage of 2 is greater than 3V, that is, the output voltage v〇ut is greater than 8 V. However, when the conventional charge pump circuit charges the capacitor 102, the capacitor 102 is overcharged to 5 V due to the lack of a control circuit.
200818672 χ χ^-^ν/ν/6-0019-TW 20963twf.doc/n 是輸入電壓vin的電壓準位,使得輸出電壓在開關swn、 SW15導通時為1〇V。待電容器、102的電壓下降至3V以 下’ PSM脈波控制_ SW13、_5不導通、挪i、簡4 導通’輸入電壓Vin會重新對電容器舰充電,電容器ι〇2 會再度被過度充電至5V,使得輸㈣祕度為雨。因此 ,PSM脈波反覆對電谷器1()2充電的過程中,產生連波雜 。孔至少為2V ’輸入電壓Vin越接近輪出電壓v〇ut,漣波 雜訊越嚴重。 【發明内容】 本發㈣目的就是在提供—健制電路,其可根據控 =輸入端之電壓大小去控制電荷幫浦單元以蚊電容器的 $時間’且根據電荷幫浦單元的輸出端的電壓值決定電 各為的放電時間,減少漣波雜訊。 •本發明的再一目的是提供一種電荷幫浦電路,其控制 =路:根據控制輸人端之電壓大小去控制電前浦單元以 =電容器的充電時間’且根據電荷幫浦單元的輸出端的 电i:值決&電容H的放電時間,穩定輸出電壓,增加系統 穩定唐。 ^發明提出—種控制電路,此控制電路健制一電荷 =單疋’此電荷幫浦單元包括—電容器。控制電路包括 ^制輸入端及—控制器。控制輸人端選擇性偏妾電容 ^控制ϋ根據控制輸人端之電壓值決定電容㈣充電時 曰且根據電荷幫浦單元的輸出端電壓值決定電容哭的放 電時間。 m 200818672 —-^u06-0019-TW 20963Uvf.doc/n 依照本發明的較佳實施例所述之控制電路,上述電荷 幫浦單兀包括一第一開關,且控制器包括一第一比較器及 一控制單元。第一開關辆接於電容器與一輸入電壓之間。 第一比杈裔將控制輸入端的電壓與一第一預設電壓作比較 輸出一第一控制信號。控制單元根據第一控制信號決定 一開關的導通狀態。 ^依照本發明的較佳實施例所述之控制電路,上述控制 -更括第—比較器以及—控制單元。第二比較器將電 ^幫浦單元的輸出端電壓與—第二預設電壓比較之後輸出 -第二控難號。控鮮元根據第二㈣錢200818672 χ χ^-^ν/ν/6-0019-TW 20963twf.doc/n is the voltage level of the input voltage vin, so that the output voltage is 1〇V when the switches swn and SW15 are turned on. Wait for the voltage of the capacitor and 102 to drop below 3V' PSM pulse control _ SW13, _5 non-conducting, moving i, simple 4 conducting 'input voltage Vin will recharge the capacitor ship, capacitor ι〇2 will be overcharged again to 5V , so that the (four) secret is rain. Therefore, the PSM pulse repeatedly generates a continuous wave in the process of charging the electric grid 1()2. The hole is at least 2V. The closer the input voltage Vin is to the wheel-out voltage v〇ut, the more severe the chopping noise. SUMMARY OF THE INVENTION The purpose of the present invention is to provide a health-care circuit that can control the charge time of the charge pump unit according to the voltage of the control input terminal and the voltage value of the output of the charge pump unit. Determine the discharge time of each electricity and reduce the ripple noise. A further object of the present invention is to provide a charge pump circuit whose control = way: according to the voltage level of the control input terminal, the electric pre-push unit is controlled to = the charging time of the capacitor ' and according to the output of the charge pump unit The electric i: value determines the discharge time of the capacitor H, stabilizes the output voltage, and increases the stability of the system. The invention proposes a control circuit that generates a charge = single turn. This charge pump unit includes a capacitor. The control circuit includes a control input and a controller. Control the input terminal selective bias capacitance ^ Control 决定 According to the voltage value of the control input terminal, determine the capacitance (4) charging time, and determine the discharge time of the capacitor crying according to the output voltage value of the charge pump unit. m 200818672 —-^u06-0019-TW 20963Uvf.doc/n In accordance with a preferred embodiment of the present invention, the charge pump unit includes a first switch, and the controller includes a first comparator And a control unit. The first switch is connected between the capacitor and an input voltage. The first comparison source compares the voltage at the control input with a first predetermined voltage to output a first control signal. The control unit determines the conduction state of a switch based on the first control signal. In accordance with a preferred embodiment of the present invention, the control circuit further includes a first comparator and a control unit. The second comparator outputs the second control difficulty value after comparing the output voltage of the electric pump unit with the second predetermined voltage. Control fresh yuan according to the second (four) money
的放電與否。 W 本發明更提出-種電荷幫浦電路,此電荷幫浦電路係 j-輸人端、—輸出端及—電荷幫浦單元。輸入端輕接 :輸=電壓。輸出端祕至—輸出電壓,穩態時輸出電 二大於輸=電壓。電荷幫浦單元_於輸人端與輸出端之 二荷幫浦單S包括至少—電容器。控制電路 =幫浦單元與輸出端之間’此控制電路包括—控制=入 鳊以及-蝴g。㈣輸人端麟性 =㈣,之電壓值決定電容器的充細,;= 輸出端之电壓值決定電容器的放電時間。 j明所提出的電荷幫浦電路及其控制電路因採用# 定之電壓值控制電荷幫浦單元,進而決 的充糾間,且根據電荷幫浦單元的輸出端的電 200818672 “ w w0-〇〇 19-TW 20963 twf.doc/n 壓值決定電容器的放電時間,因此達到減少漣波雜訊的目 的。 、 為讓本發明之上述和其他目的、特徵和優點能更明顯 易懂,下文特舉較佳實施例,並配合所附圖式,作詳細說 明如下。 ~ 【實施方式】 由於先前技術的電路架構僅利用一個比較器,將輸出 〇 端的電壓與參考電壓比較,輸出一控制信號至一控制單 凡,以控制電容器的充放電時間,會造成電容器的過度充 黾產生較大的漣波雜訊。因此本發明提出一種電荷幫浦 電路及其㈣電路,用以獲得較良好之電容器充放電時間 控制,減少漣波雜訊,使電荷幫浦電路有較好輸出電壓表 現。以下便以實施例來說明本發明。 圖3繪示為本發明實施例之電荷幫浦電路的電路圖。 如圖3所示,電荷幫浦電路包括電荷幫浦單元3〇1及本發 L, ,實施例的控制電路。電荷幫浦單元301包括至少一電^ 為 302 與數個開關 SW31、SW32、SW33、SW34、SW35。 本發明貫施例的控制電路包括一控制輸入端3〇3以及_杵 制器300。控制器300包括一第一比較器〇ρ3〇、一第二= 較器ΟΡ31以及一控制單元CU3〇。 第一比較器OP30將控制輸入端3〇3的電壓與一第一 預設電壓VI作比較,輸出—第一控制信號CT3〇。第二比 較器0P3!,其將電荷幫浦單元3〇1的輸出電壓v〇ut與一 第-預壓V2比較之後輪出一第二控制信號CT3卜控 9 200818672 ηι^-ζυυ6-0019-TW 20963twf.doc/n 制單元CU30根據第一控制信號CT3〇與第二控制信號 CT31 決定開關 SW31、SW32、SW33、SW34、SW35 的導 通狀態。換句話說,控制單元CU30根據第一控制信號CT3〇 與弟一控制信號CT31控制電容器302之充放電時間。 圖4繪示為圖3實施例之動作波形圖。請同時參考圖 3與圖4,初始時,輸出電壓Vout的電壓值較小,第二比 較裔OP31正輸入端的電壓小於負輸入端的第二預設電壓 V2,内部震盪器會產生一時脈訊號去切換電路開關 SW31、SW32、SW33、SW34 與 SW35 ’ 反覆對電容器 302 充電,重複數個週期直到輸出電壓Vout上升,第二比較器 OP31正輸入端的電壓大於負輸入端的第二預設電壓V2。 同日守因為電谷态302的電壓值上升,第一比較器〇p3〇正 輸入端的電壓已經大於負輸入端的第一預設電壓V1,使得 控制單元CU30根據第一控制信號CT30,使開關SW31、 SW32、SW34不導通,保持電容器3〇2之電壓不變。當控 制單元CU30使開關SW31、SW32與SW34保持不導通, 並使開關SW33、SW35導通,此時輸出電壓v〇ut的電壓 值在所需電壓值之上,第二比較器0P31正輸入端的電壓 大於負輸入端的第二預設電壓V2。 當電谷裔302所儲存之電荷隨著時間的損耗而減少, 輸出電壓Vout的電愿值也將隨時間下降。當第二比較器 OP31正輸入端的電壓再度小於負輸入端的第二預設電壓 V2日守’控制單元CU30根據控制信號CT31使開關sw31、 SW32與SW34導通,並使開關sw33、SW35開路,電容 200818672 iiLy-^u06-0019-TW 20963 twf.doc/n 器302開始充電,直到第一比較器〇P3〇正輸入端的電壓 大於負輸入端的第一預設電壓VI。此時控制單元CU30使 開關SW31、SW32與SW34保持開路,並使開關SW33、 SW35導通,輸出電壓Vout上升,第二比較器0P31正輸 入端的電壓大於負輸入端的第二預設電壓V2。重複此動 作,可使輸出電壓Vout穩定在所需電壓之上。 比較圖3與圖1,可知由於本發明新加入了第一比較 為OP30可將控制輸入端303的電壓與第'一預設電壓vi D 作比較’來偵測電容器302的電壓位準與充電狀態,輸出 第一控制信號CT30來控制電容器302的充放電時間。控 制單元CU30根據第一控制信號CT30決定開關SWM、 SW32與SW34的導通狀態,使得電容器3〇2不會過度充 電’可以有效的減少輸出電壓Vout的漣波雜訊。 為了更突顯本實施例的優點所在,假設輸入電壓Vin 為5V,所需輸出電壓v〇ut為8V,因此目標電容器302 的電壓為3V。一開始由内部震盪器反覆切換開關SWM、 〔 SW32、SW33、SW34、SW35對電容器302充電,使電容 器302之電壓大於3V,也就是使輸出電壓v〇ut大於8V。 此實施例在對電容器302充電時,由於控制器3〇〇新 加入一個比較器〇P30,電容器3〇2不會被過度充電至5V。 控制為300將根據控制輸入端303的電壓值,也就是電容 器302的電壓值,決定電容器3〇2的充電時間。 假設第一預設電壓為3 5*R31/(R3〇+R31)v,當電容器 302充電至大於3.5V時,控制單元使開關SW31、SW32、 200818672 xxi^-^u06-0019-TW 20963t\vf.doc/n SW33不導通,輸入電壓停止對電容器3〇2充電,使得輸 出電壓在開關SW33、SW35導通的同時僅為8·5ν。待電 容器302的電壓下降至3V以下,psM脈波控制開關 SW33、SW35 不導通、SW31、SW32、SW34 導通,輸入 電壓Vin會重新對電容器302充電,電容器3〇2會再度被 充電至3.5V,使得輸出電壓再度為8·5ν。因此在pSM脈 波反覆對電谷裔302充電的過程中,產生漣波雜訊僅為 0.5V,較習知的電荷幫浦電路的漣波雜訊為低。 值得一提的是,雖然上述實施例中已經對電荷幫浦電 路及其控制電路描繪出了一些可能的型態,但在本領域具 有通常知識者應知,各廠商對於控制電路的設計方式都不 一樣’因此本發明之應用當不限制於此種可能的型態。換 吕之’只要是控制電路之控制輸入端303選擇性耦接於電 容器302 ’以及控制器300根據控制輸入端303之電壓值 決定電容器302的充電時間,且根據電荷幫浦單元3〇1的 輸出端電壓值決定電容器302的放電時間,就已經是符合 了本發明的精神所在。 接下來將舉出另一種實施例以便本領域具有通常知識 者能輕易施行本發明。 圖5繪示為本發明另一實施例之電荷幫浦電路的電路 圖。如圖5所示,電荷幫浦電路包括一電荷幫浦單元501 與本發明實施例的控制電路。圖5與圖3不同之處在於圖 5之電荷幫浦單元5(Π,其包括電容器502與504,以及開 關 SW51、SW52、SW53、SW54、SW55、SW56、SW57 12 200818672 〇i^-zuu6-0019-TW 20963nvf.doc/n 與S W5 8 ’其I禺接關係如圖5。 本發明實施例的控制電路包括一控制輸入端503以及 控制器500。控制器500包括一第一比較器OP50、一第二 比較器OP51以及一控制單元CU50。第一比較器OP50將 控制輸入端503的電壓與一第一預設電壓vi作比較,輸 出一第一控制信號CT50。第二比較器〇P51將電荷幫浦單 元501的輸出電壓v〇ut與一第二預設電壓V2比較之後輸 出一第二控制信號CT51。控制單元CU50根據第一控制信 號CT50與第二控信號CT51決定開關sw5卜SW52、 SW53、SW54、SW55、SW56、SW57、SW58 的導通狀態。 換句活說’控制單元CU50根據第一控制信號CT50與第 二控制信號CT51控制電容器502與504之充放電時間。 圖5的電路與圖3的不同之處在於圖5的電荷幫浦單 元501是採用了 3倍壓電路架構的實施例,在本領域具有 通常知識者應當知道,其操作細節如同圖3實施例中的2 倍壓電路架構所述,故在此不予贅述。另外,本發明之應 用不應只侷限於2倍壓、3倍壓電荷幫浦電路結構,4倍壓、 5倍壓乃至任意倍壓皆可應用本發明及其衍生之各種實施 例去降低漣波雜訊。 圖6繪示為圖3實施例之控制單元。控制單元CU3〇 至少包括一内部震盪器0SC、一多工器MUX60、一邏輯 加法器AND、數個反向器INV60、INV6卜INV62、INV63 與數個正反器FF6卜FF62。請同時參考圖3、圖4、圖6, 如前述之實施方式所描述,初始時,輸出電壓v〇ut較小, 13 200818672 HD-2006-0019-TW 20963twf.doc/n z震:路刀換電荷幫浦單元 期直到輪屮雷颅ν 奋态302充黾,重稷數個週 二ϋ 到達所需電壓值。此時多工哭 Ϊ浦單元:”的電路開Discharge or not. W The present invention further proposes a charge pump circuit, which is a j-input terminal, an output terminal, and a charge pump unit. Light input at the input: input = voltage. The output terminal is secretive—the output voltage, and the output power at steady state is greater than the input voltage. The charge pump unit _ at the input end and the output side of the load pump S includes at least a capacitor. Control circuit = between the pump unit and the output 'This control circuit includes - control = input 鳊 and - butterfly g. (4) The input terminal is = (4), the voltage value determines the charging of the capacitor, and the voltage value at the output determines the discharge time of the capacitor. J Ming's proposed charge pump circuit and its control circuit control the charge pump unit by using the voltage value determined by #, and then the charge and correction, and according to the output of the charge pump unit, 200818672 "w w0-〇〇19 -TW 20963 twf.doc/n The voltage value determines the discharge time of the capacitor, thus achieving the purpose of reducing chopping noise. In order to make the above and other objects, features and advantages of the present invention more apparent, the following is a special The preferred embodiment, together with the drawings, is described in detail below. ~ [Embodiment] Since the prior art circuit architecture uses only one comparator, the voltage of the output terminal is compared with the reference voltage, and a control signal is output to a control. In order to control the charging and discharging time of the capacitor, the capacitor is overcharged to generate large ripple noise. Therefore, the present invention proposes a charge pump circuit and (4) circuit for obtaining a better capacitor charge and discharge. Time control, reducing chopping noise, and making the charge pump circuit have better output voltage performance. The following describes the invention by way of example. The circuit diagram of the charge pump circuit of the embodiment of the invention. As shown in Fig. 3, the charge pump circuit includes a charge pump unit 〇1 and a control circuit of the embodiment L. The charge pump unit 301 includes at least one electric ^ is 302 and a plurality of switches SW31, SW32, SW33, SW34, SW35. The control circuit of the embodiment of the present invention includes a control input terminal 3〇3 and a 杵 controller 300. The controller 300 includes a first comparator 〇 Ρ3〇, a second= comparator ΟΡ31 and a control unit CU3〇. The first comparator OP30 compares the voltage of the control input terminal 3〇3 with a first preset voltage VI, and outputs the first control signal CT3〇. The second comparator 0P3!, which compares the output voltage v〇ut of the charge pump unit 3〇1 with a first pre-pressure V2, and then rotates a second control signal CT3 to control 9 200818672 ηι^-ζυυ6-0019 - TW 20963 twf.doc / n unit CU 30 determines the conduction state of the switches SW31, SW32, SW33, SW34, SW35 according to the first control signal CT3 〇 and the second control signal CT31. In other words, the control unit CU30 is based on the first control signal CT3〇 and brother-control signal CT31 control capacitor Figure 3 shows the action waveform of the embodiment of Figure 3. Please refer to Figure 3 and Figure 4 at the same time, initially, the voltage value of the output voltage Vout is small, and the voltage of the positive input of the second comparator OP31 The second preset voltage V2 is smaller than the negative input terminal, and the internal oscillator generates a clock signal to switch the circuit switches SW31, SW32, SW33, SW34 and SW35' to repeatedly charge the capacitor 302, repeating several cycles until the output voltage Vout rises, The voltage of the positive input terminal of the comparator OP31 is greater than the second preset voltage V2 of the negative input terminal. On the same day, because the voltage value of the electric valley state 302 rises, the voltage of the positive input terminal of the first comparator 〇p3〇 is already greater than the first preset voltage V1 of the negative input terminal, so that the control unit CU30 makes the switch SW31 according to the first control signal CT30. SW32 and SW34 are not turned on, and the voltage of the capacitor 3〇2 is kept unchanged. When the control unit CU30 keeps the switches SW31, SW32 and SW34 non-conducting, and turns on the switches SW33, SW35, the voltage value of the output voltage v〇ut is above the required voltage value, and the voltage of the positive input terminal of the second comparator OP31 The second preset voltage V2 is greater than the negative input terminal. When the charge stored by the electric Guzan 302 decreases with time, the electric value of the output voltage Vout will also decrease with time. When the voltage of the positive input terminal of the second comparator OP31 is less than the second preset voltage V2 of the negative input terminal, the control unit CU30 turns on the switches sw31, SW32 and SW34 according to the control signal CT31, and opens the switches sw33 and SW35, the capacitor 200818672 iiLy-^u06-0019-TW 20963 twf.doc/n 302 starts charging until the voltage of the positive input of the first comparator 〇P3 is greater than the first preset voltage VI of the negative input. At this time, the control unit CU30 keeps the switches SW31, SW32 and SW34 open, and turns on the switches SW33, SW35, and the output voltage Vout rises. The voltage of the positive input terminal of the second comparator OP31 is greater than the second preset voltage V2 of the negative input terminal. This action is repeated to stabilize the output voltage Vout above the desired voltage. Comparing FIG. 3 with FIG. 1, it can be seen that since the first comparison is OP30, the voltage of the control input terminal 303 can be compared with the first preset voltage vi D to detect the voltage level and charging of the capacitor 302. In the state, the first control signal CT30 is output to control the charge and discharge time of the capacitor 302. The control unit CU30 determines the conduction state of the switches SWM, SW32, and SW34 based on the first control signal CT30 so that the capacitor 3〇2 is not overcharged, and the chopping noise of the output voltage Vout can be effectively reduced. In order to further highlight the advantages of this embodiment, it is assumed that the input voltage Vin is 5V and the required output voltage v〇ut is 8V, so the voltage of the target capacitor 302 is 3V. Initially, the internal oscillator is repeatedly switched by the switch SWM, [SW32, SW33, SW34, SW35 to charge the capacitor 302, so that the voltage of the capacitor 302 is greater than 3V, that is, the output voltage v〇ut is greater than 8V. In this embodiment, when the capacitor 302 is charged, since the controller 3 is newly added with a comparator 〇P30, the capacitor 3〇2 is not overcharged to 5V. Control 300 will determine the charging time of capacitor 3〇2 based on the voltage value of control input 303, i.e., the voltage value of capacitor 302. Assuming that the first preset voltage is 3 5*R31/(R3〇+R31)v, when the capacitor 302 is charged to be greater than 3.5V, the control unit makes the switches SW31, SW32, 200818672 xxi^-^u06-0019-TW 20963t\ Vf.doc/n SW33 is not conducting, and the input voltage stops charging capacitor 3〇2, so that the output voltage is only 8·5ν while the switches SW33 and SW35 are turned on. When the voltage of the capacitor 302 drops below 3V, the psM pulse wave control switches SW33, SW35 are not turned on, SW31, SW32, SW34 are turned on, the input voltage Vin will recharge the capacitor 302, and the capacitor 3〇2 will be charged again to 3.5V. The output voltage is again 8·5 ν. Therefore, in the process of charging the PSM pulse to the electric Guzhou 302, the chopping noise is only 0.5V, which is lower than the chopping noise of the conventional charge pump circuit. It is worth mentioning that although the above embodiments have shown some possible patterns for the charge pump circuit and its control circuit, it is known to those skilled in the art that the design methods of the control circuits are all manufacturers. Not the same 'so the application of the invention is not limited to this possible type. The control input 303 of the control circuit is selectively coupled to the capacitor 302' and the controller 300 determines the charging time of the capacitor 302 according to the voltage value of the control input 303, and according to the charge pump unit 3〇1 The output voltage value determines the discharge time of the capacitor 302, which is in keeping with the spirit of the present invention. Next, another embodiment will be given so that those skilled in the art can easily carry out the invention. FIG. 5 is a circuit diagram of a charge pump circuit according to another embodiment of the present invention. As shown in FIG. 5, the charge pump circuit includes a charge pump unit 501 and a control circuit of an embodiment of the present invention. 5 differs from FIG. 3 in the charge pump unit 5 of FIG. 5 (Π, which includes capacitors 502 and 504, and switches SW51, SW52, SW53, SW54, SW55, SW56, SW57 12 200818672 〇i^-zuu6- 0019-TW 20963nvf.doc/n and S W5 8 'the I connection relationship is shown in Figure 5. The control circuit of the embodiment of the present invention includes a control input 503 and a controller 500. The controller 500 includes a first comparator OP50 a second comparator OP51 and a control unit CU50. The first comparator OP50 compares the voltage of the control input 503 with a first preset voltage vi, and outputs a first control signal CT50. The second comparator 〇P51 The second control signal CT51 is output after comparing the output voltage v〇ut of the charge pump unit 501 with a second preset voltage V2. The control unit CU50 determines the switch sw5 and SW52 according to the first control signal CT50 and the second control signal CT51. The ON state of SW53, SW54, SW55, SW56, SW57, SW58. The control unit CU50 controls the charge and discharge times of the capacitors 502 and 504 according to the first control signal CT50 and the second control signal CT51. The difference from Figure 3 is The charge pump unit 501 of Figure 5 is an embodiment employing a 3x voltage circuit architecture, as will be appreciated by those of ordinary skill in the art, the operational details of which are as described in the 2x voltage circuit architecture of the Figure 3 embodiment. Therefore, the application of the present invention should not be limited to the 2 times voltage and 3 times voltage charge pump circuit structure, and the present invention can be applied to 4 times pressure, 5 times pressure or even any multiple pressure. Various embodiments are deduced to reduce chopping noise. Figure 6 is a control unit of the embodiment of Figure 3. The control unit CU3A includes at least one internal oscillator OSC, one multiplexer MUX60, one logical adder AND, number Inverter INV60, INV6 INV62, INV63 and a plurality of flip-flops FF6 FF62. Please refer to FIG. 3, FIG. 4 and FIG. 6, as described in the foregoing embodiments, initially, the output voltage v〇ut is compared. Small, 13 200818672 HD-2006-0019-TW 20963twf.doc/nz Earthquake: Road knife for charge pump unit period until rim 屮 颅 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 302 At this time, the multiplexed crying unit: "The circuit is open."
Li #ϋ CT30 —起控制電荷幫浦單元301中的電路 ,sW31、SW32、SW33、 中= 電容器302充電時間。 乂用木&制 攄批^所Ϊ ’本發明在控制電路因採用控制器300,根 ft輸入如期之·值控制電荷幫浦單元3(Π,進而 ,電容器302的充電時間,且根據電 ^ =端的電壓值決定電容器搬的放電時間,因此可= / V連波雜汛,並且增加電路的穩定性。 以已經以較佳實施例揭露如上,然其並非用 脫離===何所屬技術領域具有通常知識者,在不 離本舍月之精神和範圍内,當可作些許之更 因此本發明之保護範圍當視後附之中 飾’ 為準。 m利耗圍所界定者 【圖式簡單說明】 圖1繪示為習知的電荷幫浦電路。 圖2繪示為圖1之動作波形圖。 浦電路的電路圖。 圖。 荷幫浦電路的電路 圖3繪示為本發明實施例之電荷幫 圖4緣示為圖3實施例之動作波形 圖5繪示為本發明另一實施例之電 14 200818672 HD-2006-0019-TW 20963twf.doc/n 圖。 圖6繪示為圖3貫施例之控制單元。 【主要元件符號說明】 100、 300、500 :控制器 101、 3〇1、5〇1 :電荷幫浦單元 102、 302、502、504 :電容器 303、503 :控制輸入端Li #ϋ CT30 controls the circuit in the charge pump unit 301, sW31, SW32, SW33, medium = capacitor 302 charging time. The invention uses the controller 300 in the control circuit to control the charge pump unit 3 by using the controller 300, and the value of the current is controlled by the value of the current value of the capacitor 302 (and, in turn, the charging time of the capacitor 302, and according to the electricity The voltage value of the ^ = terminal determines the discharge time of the capacitor, so the voltage can be mixed with / / V, and the stability of the circuit is increased. The above has been disclosed in the preferred embodiment, but it is not used to detach === If there is a general knowledge in the field, the scope of protection of the present invention should be changed in the spirit and scope of the present month. Therefore, the scope of protection of the present invention shall prevail. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a conventional charge pump circuit. Fig. 2 is a waveform diagram of the operation of Fig. 1. Circuit diagram of the circuit of the pump. Fig. 3 is a circuit diagram of the pump circuit. FIG. 5 is a diagram showing the operation waveform of the embodiment of FIG. 3. FIG. 5 is a diagram showing the power of another embodiment of the present invention. Control unit of the example. [Main component symbol description] 100 , 300, 500: controller 101, 3〇1, 5〇1: charge pump unit 102, 302, 502, 504: capacitor 303, 503: control input
Vin :輸入電壓 SW11、SW13、SW14、SW15、SW31、SW32、SW33、 SW34、SW35、SW51、SW52、SW53、SW54、SW55、 SW56、SW57、SW58 :開關 CU10、CU30、CU50 :控制單元 ΟΡΙΟ、OP30、OP31、OP50、OP51 :比較器 R10、Rll、R30、R31、R32、R33、R50、R51、R52、 R53 :電阻Vin : Input voltage SW11, SW13, SW14, SW15, SW31, SW32, SW33, SW34, SW35, SW51, SW52, SW53, SW54, SW55, SW56, SW57, SW58: Switch CU10, CU30, CU50: Control unit ΟΡΙΟ, OP30 , OP31, OP50, OP51: Comparator R10, R11, R30, R31, R32, R33, R50, R51, R52, R53: Resistor
Cll、C31、C51 :電容Cll, C31, C51: Capacitor
Vout :輸出電壓Vout: output voltage
Vref、V卜V2 :預設電壓 CT10、CT30、CT31、CT50、CT51 ··控制信號 OSC :内部震盪器 INV60、INV61、INV62、INV63 :反向器 MUX60 :多 器 AND60 :邏輯加法器 FF61、FF62 :正反器 15Vref, V Bu V2 : Preset voltages CT10, CT30, CT31, CT50, CT51 · Control signal OSC: Internal oscillators INV60, INV61, INV62, INV63: Inverter MUX60: Multi-orator AND60: Logic adders FF61, FF62 :Flip-flops 15
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW95136845A TWI330443B (en) | 2006-10-04 | 2006-10-04 | Charge pump circuit and control circuit thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW95136845A TWI330443B (en) | 2006-10-04 | 2006-10-04 | Charge pump circuit and control circuit thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200818672A true TW200818672A (en) | 2008-04-16 |
TWI330443B TWI330443B (en) | 2010-09-11 |
Family
ID=44769575
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW95136845A TWI330443B (en) | 2006-10-04 | 2006-10-04 | Charge pump circuit and control circuit thereof |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI330443B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI406483B (en) * | 2010-04-16 | 2013-08-21 | Winbond Electronics Corp | Control circuit of charge pump circuit |
TWI481163B (en) * | 2012-02-24 | 2015-04-11 | Novatek Microelectronics Corp | Charge pump device and driving capability adjustment method thereof |
-
2006
- 2006-10-04 TW TW95136845A patent/TWI330443B/en active
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI406483B (en) * | 2010-04-16 | 2013-08-21 | Winbond Electronics Corp | Control circuit of charge pump circuit |
TWI481163B (en) * | 2012-02-24 | 2015-04-11 | Novatek Microelectronics Corp | Charge pump device and driving capability adjustment method thereof |
US9007121B2 (en) | 2012-02-24 | 2015-04-14 | Novatek Microelectronics Corp. | Charge pump device |
US9395728B2 (en) | 2012-02-24 | 2016-07-19 | Novatek Microelectronics Corp. | Charge pump device and driving capability adjustment method thereof |
Also Published As
Publication number | Publication date |
---|---|
TWI330443B (en) | 2010-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10320290B2 (en) | Voltage regulator with switching and low dropout modes | |
TWI649949B (en) | Power supply and controller, system and method for power supply | |
US8462578B2 (en) | Charge pump circuit with fast start-up | |
US9979282B2 (en) | Charge pump for low power consumption apparatus and associated methods | |
US8487689B2 (en) | Load switch system driven by a charge pump | |
US8624571B2 (en) | DC-DC converters with pulse generators shared between PWM and PFM modes | |
US20110101938A1 (en) | Adaptive-gain step-up/down switched-capacitor dc/dc converters | |
US20120153912A1 (en) | Controller for a Power Converter and Method of Operating the Same | |
US20090086511A1 (en) | Converter circuit with pulse width frequency modulation and method thereof | |
TWI607623B (en) | Switched-capacitor dc-dc power converter and control method thereof | |
US20080084239A1 (en) | Regulated charge pump circuit | |
EP2166655B1 (en) | Controlled charge pump arrangement and method for controlling a clocked charge pump | |
TW200847090A (en) | Constant curent driving circuit | |
US7965130B1 (en) | Low power charge pump and method of operation | |
CN102664608A (en) | Frequency multiplier and frequency multiplication method | |
JP4080396B2 (en) | DC / DC converter, semiconductor device, electronic device, and battery pack | |
CN109327044B (en) | Power conversion circuit, inverter circuit, photovoltaic power generation system and control method thereof | |
JP5937442B2 (en) | DC-DC converter | |
US8451887B2 (en) | Phase interleaving control method for a multi-channel regulator system | |
JP2006187056A (en) | Charge pump type dc/dc converter | |
US20110221511A1 (en) | Variable input voltage charge pump | |
TW200818672A (en) | Charge pump circuit and control circuit thereof | |
JP2007151322A (en) | Power circuit and dc-dc converter | |
TW200818673A (en) | Charge pump circuit and control circuit therof | |
WO2006102929A1 (en) | Dc-dc converter soft start circuit using duty cycle limiting |